



BeeProLogic Development System User Manual

**EARTH PEOPLE TECHNOLOGY, Inc**

**BEEPROLOGIC DEVELOPMENT SYSTEM  
User Manual**

The BeeProLogic is a CPLD development board that is designed to be user friendly and a great introduction into digital design for Electrical Engineering students and hobbyists. This board provides a simplified method for debugging programmable logic code. It has been designed with plenty of LEDs and Pushbuttons to allow a large amount of interaction between user and hardware operations. The board provides a convenient, user-friendly work flow by connecting seamlessly with Intel's Quartus Prime software. The user will develop the code in the Quartus environment on a Windows Personal Computer. The programmable logic code is loaded into the CPLD using only the Quartus Programmer tool.

Circuit designs, software and documentation are copyright © 2023, Earth People Technology, Inc

Microsoft and Windows are both registered trademarks of Microsoft Corporation. Intel is a trademark of the Intel Corporation. All other trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed.

<http://www.earthpeopletechnology.com/>



## BeeProLogic Development System User Manual

### Contents

1	Introduction.....	3
2	User Setup.....	3
3	BeeProLogic Description .....	4
3.1	Functional Block Diagram .....	4
3.2	BeeProLogic Specifications .....	4
3.3	CPLD .....	5
3.4	Power Supply .....	5
3.5	Clock Domains.....	7
3.6	Digital I/Os.....	8
3.7	Analog I/O's.....	10
3.8	Register Set .....	11
3.9	LEDs.....	12
3.10	Pushbutton Switches.....	15
3.11	8 MBit Flash.....	17
3.12	Power Input.....	17
3.13	JTAG Interface .....	18
4	Installing Quartus.....	19
4.1.1	Downloading Quartus .....	20
4.1.2	Quartus Installer.....	25
4.1.3	Adding the EPT_Blaster to Quartus Prime.....	34
5	Compiling, Synthesizing, and Programming CPLD.....	36
5.1	Setting up the Project and Compiling .....	36
5.1.1	Selecting Pins and Synthesizing .....	46
<b>5.1.2</b>	<b>Programming the CPLD .....</b>	<b>56</b>

## BeeProLogic Development System User Manual



## 1 Introduction


The Earth People Technology BeeProLogic CPLD development system hardware consists of a CPLD, 8Mb Flash and a single channel DAC. The board requires an external JTAG Programmer compatible with the JTAG Blaster. The Core of the board is the MAX V chip. The board can be powered by standard USB Micro B connector. There is a 10MHz oscillator attached to the MAX V chip for clocking user code. The board also includes 10 Green User LEDs, Seven User Pushbuttons and One external connector with six pins for GPIO.

## 2 User Setup

The BeeProLogic is ready to go straight out of the box. Just connect power from a PC/Laptop. Next, connect a JTAG Blaster or an Intel USB Blaster to J7 for programming the MAX V chip. Please note, the BeeProLogic comes with an adapter to convert the six pin JST connector at J7 to the ten pin 0.1 Inch 5x2 header with the JTAG Blaster standard pinout. Then, write some code, synthesize, and program the chip. See section x for details about programming the BeeProLogic board.

## 3 BeeProLogic Description


### 3.1 Functional Block Diagram



### 3.2 BeeProLogic Specifications

- MAX V 5M240ZT100 CPLD From Intel/ 240 Logic Elements;
- 8 Mbit Flash Chip
- 8 bit Single Channel DAC
- 5 Inputs/Outputs available at 8x1 connector on board
- 11 Green User configurable LEDs
- 8 User Configurable Pushbutton Switch
- Power: Standard USB (+5V @ 2Amp) Using Micro-B connector
- 10MHz Oscillator
- Standard Programming Connector fits any JTAG Blaster

## BeeProLogic Development System User Manual



### 3.3 CPLD

The BeeProLogic includes the Intel 5M240ZT100 CPLD. It is an PQFP 100 pin package. This CPLD incorporates 240 Logic Cells in the chip. The chip is programmed via JTAG and is compatible with the standard JTAG Blaster. Connector J7 on the rear of the board is the JTAG Connector. It is a JST 6x1 connector and the BeeProLogic includes an adapter to convert the 6x1 pins into the standard 5x2 JTAG Blaster connector.

### 3.4 Power Supply

The BeeProLogic is designed to be operated from the following power source:

- Standard USB Micro-B cable



The board has a Molex style USB Micro-B connector on board. Connect the USB cable either to a USB Port on a PC or a standard charger (+5V @ 2A). This provides power for two high-efficiency serial regulators (LDO) on-board. A +3.3V LDO provides power for the CPLD and other devices on the board. The +1.8V LDO provides power for the core of the CPLD.




# EARTHPEOPLE

T e c h n o l o g y

## BeeProLogic Development System User Manual




## BeeProLogic Development System User Manual



### 3.5 Clock Domains

There is one clock domain external to the MAX V CPLD, 10 MHz. The 10 MHz oscillator is a +3.3VDC device that provides a high speed clock to the CPLD. It is a CMOS device that provides a stable 10 MHz at  $\pm 50$  ppm. This clock can be used directly in the user code internal to the CPLD. It is intended that this clock will drive the logic of the user code.

## BeeProLogic Development System User Manual



The CPLD is responsible for asserting the PWR\_ENABLE signal to the oscillator. The signal must assert high for the oscillator to operate. The PWR\_ENABLE signal is available on the following CPLD pin:

Component	Net Name	Pin on CPLD	Signal in EPT Project Pinout
U10	PWR_ENABLE	99	10MHz_ENABLE

If the oscillator is not needed, de-assert the PWR\_ENABLE signal.


### 3.6 Digital I/Os

The BeeProLogic has one 8 pin header that provide 5 digital Inputs and Outputs. All of the I/O's are +3.3 VDC only. All I/O's connect directly from the CPLD.



## BeeProLogic Development System User Manual

The digital pins of the I/O Connector are directly accessible from pins on the CPLD. The user can access these pins by defining them in user HDL code. Then ensure that the pins are connected properly using the Pin Planner tool of Quartus.



Component	Net Name	Pin on CPLD	Signal in EPT Project Pinout
J7	FG_GPIO_1	41	USER_GP_1
J7	FG_GPIO_2	42	USER_GP_2
J7	FG_GPIO_3	47	USER_GP_3
J7	FG_GPIO_4	37	USER_GP_4
J7	FG_GPIO_5	38	USER_GP_5

All CPLD I/O are intrinsically bidirectional. Based on the I/O direction specified in the configuration file, each I/O can be configured as input-only, output-only, or bidirectional. While the output buffer of a bidirectional I/O has always included a dynamic output enable signal, MAX V CPLDs also include an input buffer enable/disable capability. When an input buffer is dynamically disabled, the buffer presents its last known state to the CPLD core fabric, so that no inputs inside the CPLD are left floating.


## BeeProLogic Development System User Manual

### 3.7 Analog I/O's

The BeeProLogic includes a single channel 8 bit DAC. The user can write any 8 bit digital value to the DAC and the associated analog voltage will appear on the output.



The DAC is directly connected to the CPLD. The communication path between CPLD and the 8 bit DAC is via SPI bus.



Component	Net Name	Pin on CPLD	Signal in EPT Project Pinout
U22	DAC_CS	61	DAC_CS
U22	DAC_SCLK	58	DAC_SCLK
U22	DAC_SDI	57	DAC_SDI
U22	DAC_LDAC	56	DAC_LDAC

A 20K $\Omega$  potentiometer is connected to the VREF pin. This varies the voltage applied to the VREF pin and provides amplitude control for the analog output voltage. The MCP4901 DAC



BeeProLogic Development System User Manual

chip will convert any eight bit digital word into an analog voltage. The settling time for the chip is 4.5µseconds. The output analog voltage can reproduce a sine wave of approximately 800Hz.

The user code will include the library that provides the SPI communications. The MCP4901 device is designed to interface directly with the Serial Peripheral Interface (SPI) port, which is available on many microcontrollers and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SDI pin, with data being clocked-in on the rising edge of SCK. The CS pin must be held low for the duration of a write command. The write command consists of 16 bits and is used to configure the DAC’s control and data latches.

There are no registers to set and no registers to read from in the MCP4901. The chip has a maximum SPI clock frequency of:

- 5MHz

It requires to eight bit bytes to be written to the chip in order to perform a Digital to Analog conversion.

3.8 Register Set

There is only one register accessible on the MCP4901, Write Command Register.

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	BUF	GA	SHD N	D7	D6	D5	D4	D3	D2	D1	D0	X	X	X	X

Where:

bit 15

- 0 = Write to DAC register
- 1 = Ignore this command

bit 14 **BUF**: VREF Input Buffer Control bit

- 1 = Buffered
- 0 = Unbuffered

bit 13 **GA**: Output Gain Selection bit

- 1 = 1x ( $V_{OUT} = V_{REF} * D/256$ )
- 0 = 2x ( $V_{OUT} = 2 * V_{REF} * D/256$ )

bit 12 **SHDN**: Output Shutdown Control bit



- 1 = Active mode operation. VOUT is available.
- 0 = Shutdown the device. Analog output is not available. VOUT pin is connected to 500 kΩ (typical).

bit 11-0 D11:D0: DAC Input Data bits. Bit x is ignored.

## BeeProLogic Development System User Manual

### 3.9 LEDs

The BeeProLogic includes eleven user LEDs. The LEDs are directly sinked from the CPLD with the cathode connected to +3.3V.



Component	Net Name	Pin on CPLD	Signal in EPT Project Pinout
D5	USER_LED_1	48	LED[0]
D6	USER_LED_2	40	LED[1]
D7	USER_LED_3	53	LED[2]
D8	USER_LED_4	54	LED[3]
D9	USER_LED_5	39	LED[4]



## BeeProLogic Development System User Manual

D10	USER_LED_6	36	LED[5]
D11	USER_LED_7	35	LED[6]
D12	USER_LED_8	69	LED[7]
D13	USER_LED_9	95	LED[8]
D14	USER_LED_10	96	LED[9]
D15	USER_LED_11	97	LED[10]

They use the +3.3V I/O's along with a 220 Ohm series resistor for each LED. This provides the following current through the LEDs.

$$I_{LED} = \frac{V_O - V_F}{R}$$

$$I_{LED} = \frac{3.3V - 2.0V}{220}$$

$$I_{LED} = 5.9mA$$

The code to drive the LEDs is either zero (1'b0) or floating (1'bz). First, declare the LED as an output. In the example below, the vector LED is set to 'reg' because it is driven in an always block.



## BeeProLogic Development System User Manual

```
/*******  
/** Module Declaration  
/*******  
  
module EPT_5M240_AP_S2_Top (  
  
    input wire          CLK_10MHZ,  
    input wire          RST,  
  
    input wire          SW_USER_1,  
    input wire          SW_USER_2,  
    input wire          SW_USER_3,  
    input wire          SW_USER_4,  
    input wire          SW_USER_5,  
    input wire          SW_USER_6,  
    input wire          SW_USER_9,  
  
    input wire          PWR_ENABLE,  
    output wire         PWR_KILL,  
  
    output reg [10:0]   LED  
);
```

To turn the selected LED on, set the signal equal to 1'b0. This will apply a ground to the cathode side of the LED and allow current to flow through the circuit turning the LED on. To turn the selected LED off, set the signal equal to 1'bz. This will float the cathode side of the LED and no current will flow through the LED.






## BeeProLogic Development System User Manual

```
//-----  
// Set the LED outputs  
//-----  
always @(posedge CLK_10MHZ or negedge RST)  
begin  
  if(!RST)  
    LED <= 8'hz;  
  else  
  begin  
    if(state[LOAD_LEDS])  
    begin  
      if ( led_reg[0] )  
        LED[0] = 1'b0;  
      else  
        LED[0] = 1'bz;  
  
      if ( led_reg[1] )  
        LED[1] = 1'b0;  
      else  
        LED[1] = 1'bz;  
  
      if ( led_reg[2] )  
        LED[2] = 1'b0;  
      else  
        LED[2] = 1'bz;  
    end  
  end  
end
```

### 3.10 Pushbutton Switches

The BeeProLogic includes eight push button switches. All are momentary contact switches. They include a 1uF cap to ground to debounce both switches. The code to use these switches is simple, just declare an input on the selected switch pin. Then use code to activate the a function with the input signal goes to low.

## BeeProLogic Development System User Manual




Component	Net Name	Pin on CPLD	Signal in EPT Project Pinout
SW1	SW_USER_1	53	SW_USER_1
SW2	SW_USER_2	51	SW_USER_2
SW3	SW_USER_3	50	SW_USER_3
SW4	SW_USER_4	49	SW_USER_4
SW5	SW_USER_5	34	SW_USER_5
SW6	SW_USER_6	33	SW_USER_6

## BeeProLogic Development System User Manual

SW9	SW_USER_7	98	SW_USER_7
-----	-----------	----	-----------

### 3.11 8 MBit Flash

The BeeProLogic includes an 8 Mbit Flash.




### 3.12 Power Input

The BeeProLogic is designed to be operated from the following power source:

- Standard USB Micro-B cable

The board has a Molex style USB Micro-B connector on board. Connect the USB cable either to a USB Port on a PC or a standard charger (+5V @ 2A). This provides power for a high-efficiency switching regulator on-board to provide +3.3 VDC. The power supply provides reliable power under dynamic loads and high frequency switching internal to the CPLD.



## BeeProLogic Development System User Manual

### 3.13 JTAG Interface

Connector J7 on the rear of the board is the JTAG Connector. It is a JST 6x1 connector and the BeeProLogic includes an adapter to convert the 6x1 pins into the standard 5x2 JTAG Blaster connector.




This connector uses the standard Altera Blaster connector pinout.

TCK	1	2	GND
TDO	3	4	VCC(TRGT)
TMS	5	6	NC
NC	7	8	NC
TDI	9	10	GND

The VCC(TRGT) is set to +3.3V on the BeeProLogic. There are no jumper settings to make in order to program the MAX V CPLD. Just connect a compatible Blaster to the connector and the PC, then use the Quartus software to program the CPLD.

## BeeProLogic Development System User Manual



### 4 Installing Quartus

You can download the Quartus Prime Lite by following the directions in the Section Downloading Quartus.

If you don't need to download Quartus, double click on the QuartusLiteSetup-xxx.xxx.xxx-windows .exe (the xxx is the build number of the file, it is subject to change). The Quartus Prime Web Edition will start the installation process.



## BeeProLogic Development System User Manual



When the install shield window pops up click “Yes” or if needed, enter the administrator password for the users PC. Click “Ok”

Next, skip the “Download Quartus” section. Go down to the “Quartus Installer” section to complete the Quartus installation.


### 4.1.1 Downloading Quartus

The first thing to do in order build a project in Quartus is to download and install the application. You can find the latest version of Quartus at:

#### [Intel FPGA Quartus Prime Lite](#)


You will first need to apply for an account with Intel. Then use your login and password to access the download site. Click on the Download Windows Version.

## BeeProLogic Development System User Manual



The screenshot shows the Intel website's download center for FPGAs. The top navigation bar includes 'Products', 'Solutions', 'Support', the Intel logo, 'USA (English)', and a 'Sign In' button with a user icon. The main heading is 'Download Center for FPGAs'. On the left is a vertical menu with categories like 'Design Software', 'Embedded Software', 'Archives', 'Licensing', 'Programming Software', 'Drivers', 'Board System Design', 'Board Layout and Test', and 'Legacy Software'. The main content area is for 'Quartus Prime Lite Edition', showing release information (June 2020, v20.1), selection dropdowns for edition ('Lite') and release ('20.1'), and operating system options (Windows, Linux). A yellow information box contains two green checkmarks: one about functional and security updates, and another about device support and notification preferences.


The next page will require you to sign into your “myAltera” account. If you do not have one, follow the directions under the box, “Don’t have an account?”



The screenshot shows the Intel sign-in page. The top navigation bar is identical to the previous screenshot. The main content area is a dark grey box with a white sign-in form. The form includes fields for 'Username' and 'Password'. Below the fields, there is a 'Sign In' button and a 'Remember me' checkbox. Text below the form reads: 'By signing in, you agree to our Terms of Service.', 'Forgot your Intel username or password?', 'Do you work for Intel? Sign in here.', and 'Don't have an Intel account? Sign up here for a basic account.'

Once you have created your myAltera account, enter the User Name and Password. The next window will ask you to allow pop ups so that the file download can proceed.

## BeeProLogic Development System User Manual



10 LP, Cyclone IV, Cyclone V, MAX II, MAX V, and MAX 10 FPGA. [More](#)

**Combined Files** Individual Files Additional Software

**Download and install instructions:** [More](#)  
[Read Intel FPGA Software v20.1 Installation FAQ](#)  
[Quick Start Guide](#)

The **Combined Files** download for the Quartus Prime Design Software includes a number of additional software components. A list of files included in each download can be viewed in the tool tip (**What's Included?**) to the right of the description. The **Complete Download** includes all available device families. To achieve a smaller download and installation footprint, you can select device support in the **Multiple File Download** section, or select components in the **Individual Files** and **Additional Software** tabs.


**Quartus Prime Lite Edition Software (Device support included)** [What's Included?](#)

**Quartus-lite-20.1.0.711-windows.tar** 

Size: 5.9 GB MD5: C0C68444E85C9A1DBAF2F24A76F62680  
\*\* Nios II EDS on Windows requires Ubuntu 18.04 LTS on Windows Subsystem for Linux (WSL), which requires a manual installation.  
\*\* Nios II EDS requires you to install an Eclipse IDE manually.

Note: The Quartus Prime software is a full-featured EDA product. Depending on your download speed,

Click on the download icon.



[Quick Start Guide](#)

The **Combined Files** download for the Quartus Prime Design Software includes a number of additional software components. A list of files included in each download can be viewed in the tool tip (**What's Included?**) to the right of the description. The **Complete Download** includes all available device families. To achieve a smaller download and installation footprint, you can select device support in the **Multiple File Download** section, or select components in the **Individual Files** and **Additional Software** tabs.

**Quartus Prime Lite Edition Software (Device support included)** [What's Included?](#)


**Quartus-lite-20.1.0.711-windows.tar** 

Size: 5.9 GB MD5: C0C68444E85C9A1DBAF2F24A76F62680  
\*\* Nios II EDS on Windows requires Ubuntu 18.04 LTS on Windows Subsystem for Linux (WSL), which requires a manual installation.  
\*\* Nios II EDS requires you to install an Eclipse IDE manually.

Note: The Quartus Prime software is a full-featured EDA product. Depending on your download speed, download times may be lengthy.

## BeeProLogic Development System User Manual

This will start the download.



The screenshot shows the Intel website's download page for Quartus Prime Lite Edition Software. The page has a blue header with 'Products Solutions Support' and the Intel logo. The main content area is white with a blue sidebar on the right containing 'System Requirements', 'Documentation Links', and 'Software Support'. The main content area contains a description of the 'Combined Files' download, a list of files included, and a note about the download time. A download progress bar is visible at the bottom, showing the file name 'Quartus-lite-20.1.0.71...t...' and the progress '0.0/5.9 GB, 32 mins left'.

Products Solutions Support 

The **Combined Files** download for the Quartus software components. A list of files included in **Included?**) to the right of the description. The To achieve a smaller download and installation **Download** section, or select components in the

**Quartus Prime Lite Edition Software (Device**

**Quartus-lite-20.1.0.711-windows.tar**  
Size: 5.9 GB MD5: COC68444E85C9A1DB  
\*\* Nios II EDS on Windows requires Ubuntu 18.04 requires a manual installation.  
\*\* Nios II EDS requires you to install an Eclipse IDE


Note: The Quartus Prime software is a full-featured download times may be lengthy.

- ▶ System Requirements
- ▶ Documentation Links
- ▶ Software Support

Quartus-lite-20.1.0.71...t...  
0.0/5.9 GB, 32 mins left


The file is 5.9 GB, so this could take a couple of hours depending on your internet connection. When download is complete, store the \*.tar file in a directory on your PC.

## BeeProLogic Development System User Manual




Use a tool such as WinZip to Extract the \*.tar file.

## BeeProLogic Development System User Manual



The tool will unpack all files.




### 4.1.2 Quartus Installer

When the unpacking finishes from the previous section, double click the setup.bat file in the download folder.




## BeeProLogic Development System User Manual




Click “Next” on the Introduction Window.

## BeeProLogic Development System User Manual



Click the checkbox to agree to the license terms. Then click “Next”.


## BeeProLogic Development System User Manual



Click “Next” and accept the defaults.

At the Select Products Window, de-select the Quartus Prime Subscription Edition by clicking on its check box so that the box is not checked. Then click on the check box by the Quartus Prime Web Edition (Free).


## BeeProLogic Development System User Manual



Click "Next" to accept the defaults




## BeeProLogic Development System User Manual



Click "Next" to accept the defaults




## BeeProLogic Development System User Manual




Wait for the installation to complete.

## BeeProLogic Development System User Manual




## BeeProLogic Development System User Manual




Click “Ok”, then click “Finish”. The Quartus Prime is now installed and ready to be used.

## BeeProLogic Development System User Manual



### 4.1.3 Adding the EPT\_Blaster to Quartus Prime

Close out the Quartus Prime application. Locate the \Drivers\EPT\_Blaster folder on the EPT FPGA Development System DVD.




Follow these directions:

1. Open the C:\..\BEEPROLOGIC\_USB\_CPLD\_PROJECT\_x.x\_DVD \Drivers\EPT\_Blaster\x64 folder.
2. Select the file “jtag\_hw\_mbfidi\_blaster.dll” and copy it.
3. Browse over to C:\intelFPGA\_lite\xx.x\quartus\bin64.
4. Right click in the folder and select Paste


## BeeProLogic Development System User Manual

5. Click Ok.
6. Open the Quartus Prime application.



The DLL is installed and the JTAG server should recognize it. Go to the section “Programming the FPGA” of this manual for testing of the programming. If the driver is not found in the Programmer Tool->Hardware Setup box, see the JTAG DLL Insert to Quartus Prime Troubleshooting Guide.

## 5 Compiling, Synthesizing, and Programming CPLD




The CPLD on the BeeProLogic can be programmed with custom HDL code created by the user. Programming the CPLD requires the use of the Quartus Prime software and a standard JTAG Blaster. Once the user HDL code is written according to the syntax rules of the language (Verilog and VHDL) it can be compiled and synthesized using the Quartus Prime software. This manual will not focus on HDL coding or proper coding techniques, instead it will use the example code to compile, synthesize and program the CPLD.


### 5.1 Setting up the Project and Compiling

Once the HDL code (Verilog or VHDL) is written and verified using a simulator, a project can be created using Quartus Prime Lite. Writing the HDL code and simulating it will be covered in later sections. Bring up Quartus Prime Lite, then use Windows Explorer to browse to C:\Users\nelso\Documents to create a new directory called: "EPT\_5M240\_FG\_Blinky".

## BeeProLogic Development System User Manual




Create a folder called: `EPT_5M240_FG_Blinky\EPT_5M240_AP_S2_Top` directory to store your project. Type in a name for your project “`EPT_5M240_AP_S2_Top`”.




Open Quartus Prime by clicking on the icon

## BeeProLogic Development System User Manual




Under Quartus, Select File->New Project Wizard. The Wizard will walk you through setting up files and directories for your project.



## BeeProLogic Development System User Manual



At the Top-Level Entity page, browse to the C:\Users\




## BeeProLogic Development System User Manual






## BeeProLogic Development System User Manual

Select Next. At the Add Files window: Browse to the \Projects\_HDL\EPT\_5M240\_FG\_Blinky folder of the BeeProLogicDevelopment System DVD. Copy the files from the following directory.




Then paste them in the C:\users\<<your name>\Documents\EPT\_5M240\_FG\_Blinky\EPT\_5M240\_AP\_S2\_Top folder:




Then go to the “Add Files” page:

## BeeProLogic Development System User Manual





On the Add Files page, click the three “dots” button and navigate to the ‘src’ folder:




- EPT\_5M240\_AP\_S2\_Top.v
- Flipflop.v
- Lfsr.v
- Mux.v

## BeeProLogic Development System User Manual




Select Next, at the Device Family group, select MAX V for Family. In the Available Devices group, browse down to 5M240ZT100C5 for Name.

## BeeProLogic Development System User Manual




Select Next, leave defaults for the EDA Tool Settings.

## BeeProLogic Development System User Manual



Select Next, then select Finish. You are done with the project level selections.

## BeeProLogic Development System User Manual




Next, we will select the pins and synthesize the project.


### 5.1.1 Selecting Pins and Synthesizing

With the project created, we need to assign pins to the project. The signals defined in the top level file (in this case: EPT\_5M240\_AP\_S2\_Top.v) will connect directly to pins on the CPLD. The Pin Planner Tool from Quartus Prime will add the pins and check to verify that our pin selections do not violate any restrictions of the device. In the case of this example we will import pin assignments that created at an earlier time. Under Assignments, Select Import Assignments.

## BeeProLogic Development System User Manual





At the Import Assignment dialog box, click the three dots button.




Browse to the \Projects\_HDL\EPT\_5M240\_FG\_Blinky\EPT\_5M240\_AP\_S2\_Top folder of the BeeProLogicDevelopment System DVD. Select the “EPT\_5M240\_AP\_S2\_Top.qsf” file.

## BeeProLogic Development System User Manual




Click Ok. Under Assignments, Select Pin Planner. Verify the pins have been imported correctly.

## BeeProLogic Development System User Manual




The pin locations should not need to be changed for BeeProLogicDevelopment System. However, if you need to change any pin location, just click on the “location” column for the particular node you wish to change. Then, select the new pin location from the drop down box.

## BeeProLogic Development System User Manual




Exit the Pin Planner.  
 Select the Start Compilation button.

## BeeProLogic Development System User Manual




Then compilation will start.

## BeeProLogic Development System User Manual




If you forget to include a file or some other error you should expect to see a screen similar to this:

## BeeProLogic Development System User Manual




Click on the “Processing” tab at bottom to see the error.

## BeeProLogic Development System User Manual



The error in this case is the missing object “RST\_N”. Go to the source file “EPT\_5M240\_AP\_S2\_Top.v”, and open it in an editor.




Scroll down to the line, 145 and locate the object “RST\_N”..

## BeeProLogic Development System User Manual

```
EPT_5M57_AP_U2_Top.v | ept_4ce6_of_d2_v6_placement.cav | main.h | License.dat | EPT_5M240_AP_S2_Top.v
135 //*****
136
137 assign button_register = (!SW_USER_1, !SW_USER_2, !SW_USER_3, !SW_USER_4, !SW_USER_5, !SW_USER_
138
139 assign PWR_KILL = 1'b0;
140
141 //-----
142 // 32KHz Timer
143 //-----
144
145 always @(posedge CLK_32KHZ or negedge RST_N)
146 begin
147     if(!RST)
148         timer_32khz <= 0;
149     else
150     begin
151         if(trigger_state <= TRIGGER_RESET)
152         begin
153             timer_32khz <= 0;
154         end
155         else
156         begin
157             timer_32khz <= timer_32khz + 1'd1;
158         end
159     end
160 end
161
```

Change the object to “RST”. Click save then re-run the Compile process. After successful completion, the screen should look like the following:

## BeeProLogic Development System User Manual




At this point the project has been successfully compiled, synthesized and a programming file has been produced. See the next section on how to program the CPLD.


### 5.1.2 Programming the CPLD

Programming the CPLD is quick and easy. All that is required is a standard USB Micro-B cable, JST Adapter board and the EPT\_Blaster Driver DLL. Connect the BeeProLogic to the PC, open up Quartus Prime, open the programmer tool, and click the Start button. To program the CPLD, follow the steps to install the USB Driver and the JTAG Driver Insert for Quartus Prime.

## BeeProLogic Development System User Manual




If the project created in the previous sections is not open, open it. Click on the Programmer button.




The Programmer Window will open up with the programming file selected. Click on the Hardware Setup button in the upper left corner.

## BeeProLogic Development System User Manual




The Hardware Setup Window will open. In the “Available hardware items”, double click on “EPT-Blaster v1.0”.

## BeeProLogic Development System User Manual




If you successfully double clicked, the “Currently selected hardware:” dropdown box will show the “EPT-Blaster v1.0 (64) [MBUSB-0]”.

## BeeProLogic Development System User Manual




Click on the Auto-Detect button. This will verify that the EPT-Blaster driver can connect with the BeeProLogic device.




## BeeProLogic Development System User Manual

Select the 5M570 under “Device”.




Click on the “Change File” button and browse to the output\_files folder.





## BeeProLogic Development System User Manual


Click on the EPT\_5M240\_AP\_S2\_Top.pof file to select it.




Click the Open button in the lower right corner.

Next, select the checkbox under the “Program/Configure” of the Programmer Tool. The checkboxes for the CFM and UFM will be selected automatically.

## BeeProLogic Development System User Manual




Click on the Start button to start programming the CPLD. The Progress bar will indicate the progress of programming.



## BeeProLogic Development System User Manual

When the programming is complete, the Progress bar will indicate success.



At this point, the BeeProLogic is programmed and ready for use. To test that the CPLD is properly programmed, follow the next section to see the LEDs blink in a heart beat pattern.

### 5.1.3 Sample Code Operation

Once the BeeProLogic is programmed, operate the sample code by pressing the SW2. The LEDs will blink in a heart beat pattern. Press SW3 to see a different pattern.

