

Manual

EARTH PEOPLE TECHNOLOGY, Inc

UnoMax CPLD DEVELOPMENT SYSTEM User Manual

The UnoMax CPLD development system provides an innovative method of developing and debugging programmable logic code. It also provides a high speed data transfer mechanism between user code and a host PC. The UnoMax CPLD development system provides a convenient, user-friendly work flow by connecting seamlessly with Intel/Altera's Quartus Prime Lite software. The user will develop the code in the Quartus environment on a Windows Personal Computer. The programmable logic code is then synthesized and loaded into the CPLD using only the Quartus Programmer tool and a standard USB cable. The Active Host SDK provides a highly configurable communications interface between the UnoMax and host PC. The board connects transparently with the Active Transfer Library in the CPLD code. This Active Host/Active Transfer combination eliminates the complexity of designing a USB communication system. The UnoMax CPLD development system is a unique combination of hardware and software.

Circuit designs, software and documentation are copyright © 2022, Earth People Technology, Inc

Microsoft and Windows are both registered trademarks of Microsoft Corporation. Altera is a trademark of the Altera Corporation. All other trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed.

http://www.earthpeopletechnology.com/



Manual

Table of Contents

1	Introdu	ction and General Description	4
	1.1 Tes	t Driving the Active Host Test Application	5
		Г-5М57-AP-U3	
	1.2.1	High Speed USB Communications	10
	1.2.2	Inputs and Outputs	
	1.2.3	JTAG	
	1.2.4	USB To Serial	
	1.3 Act	ive Host EndTerms	12
	1.4 Act	ive Transfer EndTerms	13
2	EPT Dr	ivers	14
	2.1 US	B Driver	14
	2.2 JTA	AG DLL Insert to Quartus Prime Lite	17
	2.2.1	Installing Quartus	17
	2.2.2	Downloading Quartus	18
	2.2.3	Quartus Installer	23
	2.2.4	Adding the EPT_Blaster to Quartus Prime	31
	2.3 Act	ive Host Application DLL	
3	Active '	Transfer Library	38
	3.1 EP	Γ Active Transfer System Overview	38
	3.2 Act	ive Transfer Library	39
	3.2.1	Active Trigger EndTerm	41
	3.2.2	Active Transfer EndTerm	44
	3.2.3	Active Block EndTerm	46
	3.3 Tin	ning Diagram for Active Transfer EndTerms	49
	3.3.1	Active Trigger EndTerm Timing	49
	3.3.2	Active Transfer EndTerm Timing	
	3.3.3	Active Block EndTerm Timing	50
4	Compil	ing, Synthesizing, and Programming CPLD	51
	4.1 Set	ting up the Project and Compiling	51
	4.1.1	Selecting Pins and Synthesizing	57
	4.1.2	Programming the CPLD	64
5		Host Application	
	5.1 Trig	gger EndTerm	71
	5.2 Tra	nsfer(Byte) EndTerm	71
	5.3 Blo	ck EndTerm	71
	5.4 Act	ive Host DLL	72
	5.4.1	Active Host Open Device	
	5.4.2	Active Host Triggers	
	5.4.3	Active Host Byte Transfers	
	5.4.4	Active Host Block Transfers	



Manual

	5.5	Creating a Project	81
	5.5	.1 Setting up the C# Express Environment x64 bit	
	5.6	Assembling Files into the Project	
	5.6	.1 Changing Project Name	90
	5.6	.2 Add Files to Project	92
	5.6	.3 Adding Controls to the Project	94
	5.6	.4 Adding the DLL's to the Project	97
	5.6		
	5.6	.6 Testing the Project	99
6	Usi	ng the Analog to Digital Converter	
	6.1	Register Descriptions	
	6.2	Conversion Register	
	6.3	Setup Register	
	6.4	Averaging Register	
	6.5	Reset Register	
7	The	e UnoProLyzer Application	
	7.1	Accessing the UnoProLyzer Application	
8	De	veloping Verilog Applications	
9		PENDIX I	



Manual

1 Introduction and General Description

The Earth People Technology UnoMax CPLD development system hardware consists of a High Speed USB chip, a CPLD and a four channel ADC. The USB interface provides both JTAG programming for the CPLD and a High Speed communications path. The CPLD is an Intel/Altera MAXV chip providing 570 Logic Cells. The ADC is a four channel 300KSample/sec data converter. The software consists of the Active Host SDK for the PC. The firmware includes the Active Transfer Library which is used in the CPLD to provide advanced functions for control and data transfer to/from a PC connection.



The UnoMax Development System allows users to write HDL code (either Verilog or VHDL) that will implement any digital logic circuit. The user's HDL code is compiled and synthesized and packaged into a programming file. The programming file is programmed into the CPLD using the JTAG channel of the USB to Serial chip, the



Manual

FT2232H.The Active Host SDK contains a dll which maintains device connection, polling, writes and includes a unique receive mechanism that automatically transfers data from UnoMax when data is ready. It also alerts the user code when the dll has stored the transfer and the data is available to the software GUI (graphical user interface). Users do not need to interface with the USB Host Driver or any Windows drivers. They need only to include the Active Host dll in their projects. The Active Transfer Libraries must be included in the CPLD project to take advantage of the configurability of the Active Host SDK. All of the drivers, libraries, and project source code are available at <u>www.earthpeopletechnology.com</u>.

1.1 Test Driving the Active Host Test Application

The UnoMax board comes pre-loaded with the EPT_Transfer_Test HDL project in the CPLD. This project allows the user to test out the functions of the Active Host API and the board hardware.

		ActiveHost_64Bit → EPT_Transfer_Test → EP			_
Organize 👻 💼 Open Share with 💌	Burn New folde	er 🖉			
Arduino_IDE	<u>^</u>	Name	Date modified	Туре	Size
Documentation		ActiveHost64.dll	3/2/2013 9:44 PM	Application extens	27 KB
Drivers		EPT_Transfer_Test.exe	3/2/2013 11:28 PM	Application	28 KB
Projects_ActiveHost_32Bit		EPT_Transfer_Test.pdb	3/2/2013 11:28 PM	Program Debug D	56 KB
Projects_ActiveHost_64Bit		EPT_Transfer_Test.vshost.exe	3/2/2013 11:21 PM	Application	12 KB
ActiveHost_1.0.0.8		EPT_Transfer_Test.vshost.exe.manifest	8/31/2009 12:40 AM	MANIFEST File	1 KB
EPT_Data_Collector		ftd2xx64.dll	1/18/2013 3:54 PM	Application extens	252 KB
EPT_Transfer_Test EPT Transfer Test	=				
bin					
Debug					
Release					
₩ x64					
Debug					
Release					
obj					
Properties	-				
EPT_Transfer_Test.exe State	3/2/2013 11:28 PM	Size: 28.0 KB Date created: 3/2/2013 11:29 PM	Shared with: Homegroup		

To test drive the application, connect the UnoMax to the Windows PC using Type A to Micro B USB cable. Load the driver for the board. See the section EPT Drivers for instructions on loading the EPT-5M57-AP-U3 driver.



Manual



Next, open a Windows Explorer browser. Browse to the Projects_ActiveHost_xxBit\EPT_Transfer_Test\EPT_Transfer_Test\bin\X64\Release\ folder on the UNO_USB_CPLD_PROJECT_CD. Double click on the EPT_Transfer_Text.exe. The application should load with a Windows form.

EPT_570_AP_Active_Transfer	
Open	Close
Transfer Controls	
Send Byte: 255 Address 2 Receive Byte Byte LoopBack	*
Multiple Byte: 255	-
Multi Byte	Rst
Switch Controls LED Controls LED's 1 2 3 4	Blinky!
Rst	
Block Controls Block Send Block LoopBack	Block Receive
BLOCK 8 Repititions BLOCK 16 Infinite Stop	
Ŧ	~
Rst Address 4 Length 8 Errors	Rst Bytes Transferred
OK Cancel	



Manual

With the application loaded, select the USB-CPLD board from the dropdown combo box and click on the "Open" button.

EPT_Transfer_Test		– 🗆 X
EPT JTAG Blaster 0 EPT Serial Communications 0 Transfer Controls	Open	Close
Send Byte: 255 Address Byte	2 Receive Byte	^
Multiple Byte: 55 88		
Multi Byte		Rst
Switch Controls	ED Controls LED's	Blinky!
Rst	Rst	
Block Controls Block Send	Block LoopBack	Block Receive
BLOCK 4	Repititions Infinite	
Rst Address 4 Length 8	Errors	Rst Bytes Transferred
ОК	Cancel	

Leave the Address set at 2 for the Transfer Controls Group. And, leave the Address set at 4 for the Block Controls Group.

Click on one of the LED buttons in the middle of the window. The corresponding LED on the UnoMax board should light up.

To exercise the Single Byte Transfer EndTerm, click the "Byte" button in the Transfer Controls group. Type in several numbers separated by a space and less 256 into the



Manual

Multiple Byte textbox. Then hit the Multi Byte button. The numbers appear in the Receive Byte textbox.

To exercise the Block Transfer EndTerm, click the "BLOCK4" or "USR BLOCK" button in the Block Controls group. A pre-selected group of numbers appear in the Block Receive textbox.

Press the PCB switches on the UnoMax to view the Switch Controls in action.


1.2 EPT-5M57-AP-U3

The UnoMax board (EPT-5M57-AP-U3) is equipped with an Intel/Altera 5M570 CPLD; which is programmed using the Quartus Prime software. The CPLD has 570 Logic Elements which is equivalent to 440 Macrocells. An on board 66 MHz oscillator is used by the EPT Active Transfer Library to provide data transfer rates of up to 0.1 Mega Bytes per second. A four channel ADC with 300KSamples/Second sample rate and dedicated 6 pin header. Twenty Four I/O's from the CPLD are attached to three 8 bit transceivers to provide 3.3V/5 Volt compatible I/O's. These 74LVC245 bidirectional voltage translator/bus transceivers are controlled by one enable and direction bit per transceiver. This means the direction of the individual bits of each transceiver cannot be selected; the direction is selected for all eight bits per transceiver. There are four green LED's and two Push Buttons that are controllable by the user code. The hardware features are as follows.


- Intel/Altera 5M570 CPLD with 440 Macrocells
- 4 Channel ADC 300KSamples/Second
- 66 MHz oscillator for driving USB data transfers and users code
- Three bidirectional voltage translator/bus transceivers
- 24 user Input/Outputs available as three 8 bit ports
- Ports have jumper selectable 3.3V/5 Volt Input/Output
- Four Green LED's accessible by the user
- Two PCB switches accessible by the user



Manual







1.2.1 High Speed USB Communications

The UnoMax CPLD Development system connects an FT2232H Dual High Speed USB (480 Mbits/sec) chip to the CPLD. The CPLD uses a dedicated channel on the FT2232H for high speed transfers to the PC. Using the EPT Active Transfer Library, sustained speeds of 8 Mbytes/sec can be achieved. The transfers are bi-directional.

The FT2232H chip provides a means of data conversion from USB to serial/ parallel data and serial/parallel to USB for data being sent from the CPLD to the PC. Channel A is configured as a JTAG bus and Channel B is configured as an Serial bus. CPLD Programming commands are transmitted via the JTAG bus (channel A). Channel B has one dual port 4Kbyte FIFO for transmission from Host PC to the CPLD, it also has one dual port 4Kbyte FIFO for receiving data from the CPLD to the Host PC. The FT2232H chip provides its own 12 MHz clock and +3.3V and +1.8V power supplies. The +3.3V power supply output is used by the UnoMax for all of its +3.3V power budget.


1.2.2 Inputs and Outputs

There are 24 Inputs/Outputs which are selectable between +3.3V and +5 Volt. JMP1 is used to select which voltage the 24 Inputs/Outputs are set to.

Manual



Manual




The I/O's are organized as three 8 bit directional ports. Each port must be defined as input or output. This means that all 8 bits of a port will point in the same direction, depending on the direction bit of the transceiver. The direction bit can be changed at any time, so that a port can change from input to output in minimum setup time of 6 nanoseconds. Each port also has an enable pin. This enable pin will enable or disable the bits of the port. If the port is disabled, the bits will "float".

1.2.3 JTAG

The UnoMax uses the second channel of the FT2232H chip as a dedicated CPLD programming port. The CPLD must be programmed via JTAG signals and the FT2232H has built in JTAG signals. The CPLD can be programmed directly from Quartus Prime Lite by using the "jtag_hw_mbftdi_blaster.dll". Just click on the Programmer button and select the EPT-Blaster.






1.2.4 USB To Serial

Manual

The FT2232H chip has dual channels high speed (480 Mb/s) USB to FIFO (first in-first out) integrated circuit to interface between the Host PC and the CPLD. The FT2232H chip provides a means of data conversion from USB to serial/parallel data and serial/parallel to USB for data being sent from the CPLD to the PC. Channel A is configured as a JTAG bus and Channel B is configured as an Serial bus. CPLD Programming commands are transmitted via the JTAG bus (channel A). Channel B has one dual port 4Kbyte FIFO for transmission from Host PC to the CPLD, it also has one dual port 4Kbyte FIFO for receiving data from the CPLD to the Host PC. The chip uses the +5Vbus from the Host USB for self power. The FT2232H has its own 12 MHz clock.

1.3 Active Host EndTerms

The Active Host SDK is provided as a dll which easily interfaces to application software written in C#, C++ or C. It runs on the PC and provides transparent connection



from PC application code through the USB driver to the user CPLD code. The user code connects to "Endterms" in the Active Host dll. These Host "Endterms" have complementary HDL "Endterms" in the Active Transfer Library. Users have seamless bi-directional communications at their disposal in the form of:

- Trigger Endterm
- Transfer Endterm
- Block Endterm



Manual

User code writes to the Endterms as function calls. Just include the address of the individual module (there are eight individually addressable modules of each Endterm). Immediately after writing to the selected Endterm, the value is received at the HDL Endterm in the CPLD.


Receiving data from the CPLD is made simple by Active Host. Active Host transfers data from the CPLD as soon as it is available. It stores the transferred data into circular buffer. When the transfer is complete, Active Host invokes a callback function which is registered in the users application. This callback function provides a mechanism to transparently receive data from the CPLD. The user application does not need to schedule a read from the USB or call any blocking threads.

1.4 Active Transfer EndTerms

The Active Transfer Library is a portfolio of HDL modules that provides an easy to use yet powerful USB transfer mechanism. The user HDL code communicates with EndTerms in the form of modules. These EndTerm modules are commensurate with the Active Host EndTerms. There are three types of EndTerms in the Active Transfer Library:

- Trigger Endterm
- Transfer Endterm
- Block Endterm

They each have a simple interface that the user HDL code can use to send or receive data across the USB. Writing to an EndTerm will cause the data to immediately arrive



at the commensurate EndTerm in the Active Host/user application. The transfer through the USB is transparent. User HDL code doesn't need to set up Endpoints or respond to Host initiated data requests. The whole process is easy yet powerful.



Manual

2 EPT Drivers

The UnoProLogic Development system requires drivers for any interaction between PC and the board. The communication between the two consists of programming the CPLD and data transfer. In both cases, the USB Driver is required. This will allow Windows to recognize the USB Chip and setup a pathway for Windows to communicate with the USB hardware.

2.1 USB Driver

The UnoProLogic uses an FTDI FT2232H USB to Serial chip. This chip provides the USB interface to the PC and the serial/FIFO interface to the CPLD. The FT2232H requires the use of the EPT USB driver. To install the driver onto your PC, use the CDM212xxx Folder. The installation of the FTDI 2.12.28 driver is easily accomplished by double clicking the CDM21228_Setup.exe.

Locate the CDM212xxx folder in the Drivers folder of the UnoProLogic Development System CD using Windows Explorer.





Manual

_	Share View					_			
* 🗎	Cut		$\mathbf{X} = \mathbf{\hat{P}}$	New item •	V Den 🗸	E Select all			
to Quick Copy	Paste Paste shortcut	Move Copy	Delete Rename	New Easy access	Properties	Select none Invert selection			
ccess	Clipboard	to to to -	anize	folder	 Open 	Select			
→ * ↑	> This PC > Windows	(C:) > Jolly > I	Products > Earth	People Technology > DU	EPROLOGIC_USB_FPGA_PF	OJECT_4.0_DVD > Driv	ivers > EPT_Serial_Driver	5 V	Search EPT_Serial_Driv
🛩 📕 Earth	Earth People Technology			↑ Name		^		Date m	odified
> 📕 DS	O_100M_DEV_SYS_PROJECT_2	2.8_DVD		(CDM21228)	3/20/2	3/29/2021 10:15 AM			
> 📕 DU	JEPROLOGIC_USB_FPGA_PRO	JECT_3.0_DVD		CONCILLO_	setup.exe			5/25/25	
🗸 📒 DU	JEPROLOGIC_USB_FPGA_PRO	JECT_4.0_DVD							
📕 D	ocumentation								
🗸 📕 D	Drivers								
> 📕	EPT_JTAG_Blaster								
	EPT_Serial_Driver								
> 📕 P	rojects_ActiveHost								
> 📕 P	rojects_Arduino								
∨ 📜 P	rojects_HDL								
> 📕	EPT_4CE6_AF_Data_Collector								
	EPT 4CE6 AF Platform Dem								

Double click on the *.exe file and select the default settings when the software tool queries the user.

Plug in the UnoProLogic device into an available USB port.



Windows will attempt to locate a driver for the USB device. When it does not find one, it will report a error, "Device driver software was not successfully installed". Ignore this error.

If Windows cannot load a driver for the DPL, a notification window will inform the user that the driver load has failed for the device.



Manual

🛃 📘	▼ Manage D:\	-	
ile	🖥 Device Manager — 🗆 X		~
: →	File Action View Help	© Sear	h DVD RW Driv
🐂 Lib		Si	ze
	✓ A DESKTOP-H1MP0LM	~	
D 🔝	> 📲 Audio inputs and outputs		
J M	> 👰 Cameras		
_	> 📃 Computer	sett	1 KB
💻 Pi	> _ Disk drives		
📄 Sa	🔉 🖼 Display adapters		
🖪 Vi	> PVD/CD-ROM drives		
O DVI	> 🙀 Human Interface Devices > 📹 IDE ATA/ATAPI controllers		
10000000000000000000000000000000000000	> 🐙 Jungo Connectivity		
	> Keyboards		
💣 Net	Mice and other pointing devices		
tems	> Monitors		
	> 📮 Network adapters	-	
	✓ ▲ [®] Other devices		
E Ho	😰 USB <-> Serial Converter		~
S .	USB <-> Serial Converter	Search	Earth People .
7 Y	> 📮 Ports (COM & LPT)	Jearch	Latur Feople
	> 🛱 Print queues		Туре
	Processors	IVI	rile iolaer
	Processors Processors	M	File folder
	Software devices	M	File folder
_ Mi	> 🖬 Sound, video and game controllers	м	File folder
M	> 🍰 Storage controllers	M	File folder
Or	Svetem devices	* M	File folder
PEw		M	File folder
	UNO_SERIAL_GRAPH_TOOL_PROJECT_1.5_CD		
	UNOMAX CPLD SYSTEM PROJECT 2.7 DVD		
Pro:	pram Files UNOPROLOGIC2_USB_CPLD_PROJECT_2.6_DVD We're setting up 'USB	<-> Serial	
	gram Files (x86) Converter'.		

If the driver is successfully installed, Windows will inform the user. The user can check Device Manager to ensure the correct driver was installed for the DPL. The DPL will show up as two COM Ports under the "Ports (COM &LPT)" under the Device Manager.



Manual

UnoMax CPLD Development System User

🔒 Device Manager × File Action View Help 🔶 🔿 📅 🚺 🖬 💆 🐣 DESKTOP-OSIQ3HI Audio inputs and outputs Batteries Biometric devices Bluetooth Cameras Computer Disk drives lisplay adapters > 🎽 Firmware > 🐺 Human Interface Devices Keyboards > Memory technology devices > II Mice and other pointing devices Monitors Network adapters Portable Devices Ports (COM & LPT) USB Serial Port (COM10) USB Serial Port (COM9) Print queue Printers Processors Security devices 🔚 Sensors Software components

When this is complete, the drivers are installed and the DueProLogic can be used for programming and USB data transfers.

2.2 JTAG DLL Insert to Quartus Prime Lite

The JTAG DLL Insert to Quartus Prime Lite allows the Programmer Tool under Quartus to recognize the UnoProLogic. The UnoProLogic can then be selected and perform programming of the CPLD. The file, jtag_hw_mbftdi_blaster.dll must be placed into the folder that hosts the jtag_server for Quartus.

2.2.1 Installing Quartus


You can download the Quartus Prime Lite by following the directions in the Section Downloading Quartus.

If you don't need to download Quartus, double click on the QuartusLiteSetupxxx.xxx.windows .exe (the xxx is the build number of the file, it is subject to change). The Quartus Prime Web Edition will start the installation process.



Manual

UnoMax CPLD Development System User



When the install shield window pops up click "Yes" or if needed, enter the administrator password for the users PC. Click "Ok"

Next, skip the "Download Quartus" section. Go down to the "Quartus Installer" section to complete the Quartus installation.

2.2.2 Downloading Quartus

The first thing to do in order build a project in Quartus is to download and install the application. You can find the latest version of Quartus at:




Manual

Intel FPGA Quartus Prime Lite

You will first need to apply for an account with Intel. Then use your login and password to access the download site. Click on the Download Windows Version.

Products	Solutions	Support	intel	USA (English) 🌐 Sign In 🛆 🔾
	Down	lload Center fo	or FPGAs	
	F	Design Software Embedded Software Archives Licensing Yrogramming Software Drivers Board System Design Board Layout and Test Legacy Software	Quartus Prime Lite Edition Release date: June, 2020 Latest Release: v20.1 Select edition: Lite v Select release: 20.1 v Operating System () Mindows () Linux	Intel' Quartus' Prime Design Software
Legary Jon ware			keep their software up-to-date and follow the <u>technical re</u> updates are planned and will be provided as they become release. The Quartus Prime Lite Edition Design Software, Versi devices in this release are available in a newer version, or	on 20.1 includes functional and security updates. Users should <u>ecommendations</u> to help improve security. Additional security e available. Users should promptly install the latest version upon on 20.1 is subject to removal from the web when support for all all devices supported by this version are obsolete. If you would bscribe to our subscribe to our customer notification mailing list.

The next page will require you to sign into your "myAltera" account. If you do not have one, follow the directions under the box, "Don't have an account?"





Manual


Once you have created your myAltera account, enter the User Name and Password. The next window will ask you to allow pop ups so that the file download can proceed.

	(intel)	USA (English) 🌐 My
10 LP, Cyclone IV, C	Cyclone V, MAX II, MAX V, and MAX 10 FPGA. 🚽	<u>More</u>
Combined Files	Individual Files Additional Software	
Download and	install instructions: <u>More</u>	
Read Intel FPGA	Software v20.1 Installation FAQ	
Quick Start Guid	<u>le</u>	
software compo <i>Included?</i>) to ti To achieve a sm		oad can be viewed in the tool tip (<i>What's</i> ownload includes all available device families. Du can select device support in the Multiple File
Quartus Prin	ne Lite Edition Software (Device support in	cluded) What's Included?
	ite-20.1.0.711-windows.tar	C2C80
	GB MD5: COC68444E85C9A1DBAF2F24A76 S on Windows requires Ubuntu 18.04 LTS on Windo	
	a manual installation. IS requires you to install an Eclipse IDE manually.	
Quick Start Guide The Combined F	iles download for the Quartus Prime Desi	USA (English) 🌐 ign Software includes a number of additional
ncluded?) to the	e right of the description. The Complete I Iller download and installation footprint, y	nload can be viewed in the tool tip (<i>What's</i> Download includes all available device families. you can select device support in the Multiple File I Files and Additional Software tabs.
Quartus Prime Quartus Prime Size: 5.9 GE ** Nios II EDS requires a n	e right of the description. The Complete I	Download includes all available device families. you can select device support in the Multiple File I Files and Additional Software tabs.



Manual

This will start the download.



The file is 5.9 GB, so this could take a couple of hours depending on your internet connection. When download is complete, store the *.tar file in a directory on your PC.



Manual

📙 🕑 📑 🗕 C:\Jolly\Downloads\Altera_Intel_FPGA\Quartus Prime 20.1			
File Home Share View			
← → × ↑ 🔒 > This PC > Local Disk (C:) > Jolly > Downloads > A	Altera_Intel_FPGA > Qu	uartus Prime 20.1	
Code_FPGA	^ Name	^	Date modified
Bownloads			Th
Allegro			
Altera_Intel_FPGA			
Quartus Prime 16	· · · · · · ·		
Quartus Prime 17.1			
Quartus Prime 18.1			
Quartus Prime 20.1			
AtmosFX			
🔒 Camtasia			
📙 FTDI			
HyperSerialPort			
🦊 🎚 🛃 🚽 🛛 C:\Users\nelso\Downloads			
File Home Share View			
← → ~ ↑ ↓ > This PC > Local Disk (C:) > Users > nelso > Downlo.	ads		
This PC	^ Name		
🧊 3D Objects	✓ Today (1) –		
E Desktop	Quartus-lit	e-20.1.0.711-windows.tar	
Documents	Earlier this	week (1)	
🖶 Downloads	Label-5019		
👌 Music		-	
Pictures	 Last week (·	
Videos	🕭 Label-5014		
Local Disk (C:)	 Last month 	(18)	
sar s			


Use a tool such as WinZip to Extract the *.tar file.



Manual

💐 🔡 💕 🖡 🗕 Quartus-lite	e-20.1	.0.711-win	dows - WinZip Eva	luation Vers	ion - 21 d	ays left				_		\times
File Unzip/Share Edit	Bac	kup T	ools Settings	View	Help	Buy Now						~ 🕐
		💻 BUY I				ial runs out! our secure onl	ine shop.	Cnet. AAAAA	30 DAY MINITE AMAY			
Files * + < Files	>	Qua	artus-lite	-20.1.	.0.711	I-wind	OWS.	tar		tions		>
Recent Zip Files Quartus-lite-20.1.0.7tar Ouartus Prime 20.1			components Type: Folder				Date mo	dified: 6/6/2020 6:33 PM	ţ	Unzip to: \Quartus-lite	-20.1	~
Browse & Manage Files			readme.txt Type: Readme Do	ocument				dified: 6/6/2020 7:09 PM KB → 8.51 KB		wert & Protec		
Frequent Folders			setup.bat Type: Windows B	atch File				dified: 6/6/2020 7:09 PM 7 KB → 1.07 KB	Whe	n adding files to t Encrypt	Off	ile:
This PC 648 GB free of 930 GB											Off	
Network									*	Remove Info Convert Photos	Off	
Shared Files									Þ	Convert to PDF		
Add Cloud									1	Combine PDFs Watermark	Off	
		3 iter	m(s)					Zip File: 11 item(s), 5.90 GE		e or Share Zip)	

The tool will unpack all files.




2.2.3 Quartus Installer

When the unpacking finishes from the previous section, double click the setup.bat file in the download folder.



Manual



Click "Next" on the Introduction Window.

🕤 Installing Quartus Prime L	ite Edition (Free) 20.1.0.711			×
	Setup - Quartus Prime Lite Edition (Free) 20.1.0.711			
Intel	Welcome to the Quartus Prime Lite Edition (Free) 20.1.0.711 Setup Wizard.			
	The Quartus Prime software requires that your system have sufficient physical targeting specific devices. You can check the "Memory Recommendations" sect Software and Device Support Release Notes" (https://www.intel.com/content/www/us/en/programmable/documentation/lit- memory requirements for a particular device.	ion in the	e "Quartus	Prime
	For more information about Intel FPGA software, go to https://www.intel.com/content/www/us/en/products/programmable.html.			
	< Back Nex	d >	Cano	el

Click the checkbox to agree to the license terms. Then click "Next".



Manual

🕤 Installing Quartus Prime L	ite Edition (Free) 20.1.0.711		—	
License Agreement				(intel)
	greement at the link below or useinstall_lic u must accept the terms of the agreement b <u>/eula/</u>			agreement
Intel, Quartus and the In or its subsidiaries in the trademarks and trade na respective owners. DO NOT DOWNLOAD, IN LICENSED SOFTWARE U	ITEL FPGA IP LICENSE AGREEMENT, V tel logos are trademarks of Intel Cor US and other countries. Any other ames referenced here are the proper STALL, ACCESS, COPY, OR USE ANY NTIL YOU HAVE READ AND ACCEPTE	poration ty of their PORTION OF THE D THE TERMS AND		^
CONDITIONS OF THIS A	GREEMENT. BY INSTALLING, COPYING	G, ACCESSING, OR		>
Do you accept this license?	 I accept the agreement I do not accept the agreement 			
InstallBuilder		< Back	Next >	Cancel

Click "Next" and accept the defaults.

At the Select Products Window, de-select the Quartus Prime Supbscription Edition by clicking on its check box so that the box is not checked. Then click on the check box by the Quartus Prime Web Edition (Free).



Manual

🕞 Installing Quartus Prime Lite Edition (Free) 20.1.0.711	-	D X
Select Components		(intel)
Select the components you want to install		
 Quartus Prime Lite Edition (Free) Quartus Prime (includes Nios II EDS) (9313MB) Quartus Prime Help (508.4MB) Devices Arria II (536.5MB) Cyclone IV (516.3MB) Cyclone 10 LP (293.5MB) Cyclone V (1434.3MB) MAX II/V (13.1MB) MAX 10 FPGA (360.3MB) ModelSim - Intel FPGA Starter Edition (Free) (4318.8MB) ModelSim - Intel FPGA Edition (4318.8MB) 	Installs Arria II device support. (536.5MB)	
InstallBuilder	< Back Next >	Cancel

Click "Next" to accept the defaults



Manual

UnoMax CPLD Development System User

🕞 Installing Quartus Prime Lite Edition (Free) 20.1.0.711	– 🗆 X
Ready to Install	(intel)
Summary: Installation directory: C:\intelFPGA_lite\20.1 Required disk space: 16760 MB Available disk space: 657864 MB	
InstallBuilder	
11 Scalloulluct	< Back Next > Cancel

Click "Next" to accept the defaults



Manual


UnoMax CPLD Development System User

S Installing Quartus Prime Lite Edition (Free) 20.1.0.711		-	D X
Installing			(intel)
Wait while Setup installs Quartus Prime Lite Edition (Free) 20.1.0.711			
Installing Unpacking files			
InstallBuilder			
	< Back	Next >	Cancel

Wait for the installation to complete.



Manual





Manual

🌀 Installing Quartus Prime L	ite Edition (Free) 20.1.0.711	-		×
	Quartus Prime Lite Edition (Free) 20.1.0.711 Installation Complete			
intel	Setup has finished installing Quartus Prime Lite Edition (Free) 20.1.0.711. Launch USB Blaster II driver installation Create shortcuts on Desktop Launch Quartus Prime Lite Edition Provide your feedback			
	< Back Fin	nish	Cano	cel

Click "Ok", then click "Finish". The Quartus Prime is now installed and ready to be used.




Manual

🕞 Quartus Prime 20.1 Lite Edition 🛛 🗙 🗙
Thank you for installing the Quartus Prime software - the #1 in performance and productivity. To upgrade to a full featured edition, please https://www.intel.com/content/www/us/en/products/programmable.html.
Select one of the following licensing options to continue:
Select one of the following options
O Buy a Quartus Prime software license
O Run the Quartus Prime software
O Add an IP license file (for users who have purchased IP)
OK Cancel

2.2.4 Adding the EPT_Blaster to Quartus Prime

Close out the Quartus Prime application. Locate the \Drivers\EPT_Blaster folder on the EPT_FPGA Development System DVD.



Follow these directions:

- 1. Open the C:\EPT FPGA Development System DVD\Drivers\EPT_Blaster\x64 folder.
- 2. Select the file "jtag_hw_mbftdi_blaster.dll" and copy it.
- 3. Browse over to C:\intelFPGA_lite\xx.x\quartus\bin64.
- 4. Right click in the folder and select Paste
- 5. Click Ok.
- 6. Open the Quartus Prime application.



Manual


ile Home Share View				
→ 👻 🛧 📙 → This PC → Local Disk (C:)	> intelFPGA_lite > 20.1 > quartu	ıs > bin64		
✓ 20.1	^	Name	Date modified	Туре
devdata		jam2_api.jam	6/5/2020 2:55 PM	JAM File
> 📙 ip		jam2_ic.jam	6/5/2020 2:55 PM	JAM File
> 📙 licenses		jtag_atlantic.dll	6/5/2020 3:43 PM	Application ext
logs		jtag_client.dll	6/5/2020 3:43 PM	Application ext
> modelsim ase		🚳 jtag_hw_mbftdi_blaster64.dll	10/26/2015 3:01 PM	Application ext
> nios2eds		🚳 jtag_hw_pli-blaster.dll	6/5/2020 3:45 PM	Application ext
		🗟 jtag_hw_usb-blaster.dll	6/5/2020 3:45 PM	Application ext
✓ _ quartus		🗟 jtag_pli-blaster_vpi.dll	6/5/2020 3:45 PM	Application ext
> bin64		📧 jtagconfig.exe	6/5/2020 3:44 PM	Application
> 📙 common		itagserver.exe	6/5/2020 3:44 PM	Application
> drivers		legality_lab.dll	6/5/2020 3:39 PM	Application ext

The DLL is installed and the JTAG server should recognize it. Go to the section "Programming the FPGA" of this manual for testing of the programming. If the driver is not found in the Programmer Tool->Hardware Setup box, see the JTAG DLL Insert to Quartus Prime Troubleshooting Guide.

2.3 Active Host Application DLL

Download the latest version of Microsoft Visual C# Express environment from Microsoft. It's a free download.

https://visualstudio.microsoft.com/vs/express/



Click on the "Express 20xx for Windows Desktop" hypertext.



Manual

\leftarrow \rightarrow \circlearrowright \circlearrowright	A https://visualstudio.microsoft.com/vs/express/	Ę
🗋 Check Email 🛛 G Google	💶 YouTube 🗹 Yahoo ♀ Google Maps 🎦 EPT 🎦 Banks 🎦 Electronics 🎦 News 🎦 Music 🎦 Pay 🎦 Markets 🛅 R	leference
	Help me choose. I am a	
	Choose from the options below to see what version of Visual Studio is right for you	
	I am a V	

Still want Visual Studio Express?


Express 2017 for Windows Desktop

Supports building managed and native desktop applications.*

Express 2015 for Windows Desktop

Supports the creation of desktop applications for Windows.

The download manager file will download the "WDExpress.exe" file.



Still want Visual Studio Express?

Express 2017 for Windows Desktop

Supports building managed and native desktop applications.*

Express 2015 for Windows Desktop

Supports the creation of desktop applications for Windows.

Express 2015 for Web

Create standards-based, responsive websites, web APIs, or real-time online experiences using ASP.NET.

Express 2015 for Windows 10

Provides the core tools for building compelling, innovative apps for Universal Windows Platform. Windows is required.

vs_WDExpress (2).exe

Right click on the WDExpress.exe.



Manual

UnoMax CPLD Development System User

Still want Visual Studio Express?

Express 2017 for Windows Desktop

Supports building managed and native desktop applications.*

Express 2015 for Windows Desktop

Supports the creation of desktop applications for Windows.

Expre	Open	
Create s	Always open files of this type	sites, web APIs, or real-time online
Expre Provide	Show in folder Copy download link Cancel) pelling, innovative apps for Univers
Open file		
Click the "Continue"	button.	
can configure you To learn more about	rted, we need to set up a fe	Statement.
		Continue

Next, follow the on screen windows and accept the default answers.



Manual

UnoMax CPLD Development System User

 Wicrosoft Visual C# 2010 Express Setup

 Welcome to Setup

 Welcome to the Microsoft Visual C# 2010 Express installation wizard. Microsoft Visual C# 2010

 Express is a fan, simple and easy-to-learn development tool for C# programmers interested in oreating Windows Presentations Found work of the relation foundation (WFD) as well as class thorates and console-based applications. This wizard will guide you through the installation process. If this product requires any prerequisites that are not currently installed on this computer, you will be able to install those prerequisites as well.

 Help Improve Setup
 Yes, send information about your setup experiences to Microsoft. To participate, check the box be below.

 If Yes, send information about my setup experiences to Microsoft. To participate, check the box be below.
 Image: Cancel Construction of the construction of the construction of the construction.

 If For more information, click Privacy.Statement
 Cancel

 Click "Nextt", accept the license agreement. Click "Next".
 Microsoft Visual C# 2010 Express Setup

 Destination Folder
 Operation of the construction.

 Express
 Microsoft Visual C# 2010 Express Setup

 Destination Folder
 Operation of the construction.

 Installation location cannot be changed. Click here for more information.

Visual C# 2010 Express will install. This may take up to twenty minutes depending on your internet connection.



Setup complete	Visual C# 201
	Express
Microsoft Visual C# 2010 Express ha	s been installed successfully.
(i) Visit <u>Microsoft Update</u> to download the lates	st service packs and security updates.

The installed successfully window will be displayed when Visual C# Express is ready to use.

To use the Active Host Application Software, the Active Host DLL and the ftd2xx DLL must be included in the Microsoft Visual project. The Active Host Application Software will allow the user to create a custom applications on the PC using the EndTerms to perform Triggers and Data Transfer to/from the UnoProLogic. The methods and parameters of the Active Host DLL are explained in the Active Host Application section. Locate the \Projects_ActiveHost_64Bit and \Projects_ActiveHost_32Bit folders on the UnoProLogic Development System CD.

anize 🔻 New folder				80 -	
4 📙 Earth People Technology	^ Name		Date modified	Туре	s
EPT USB-CPLD Development System	Arduino_IDE		2/12/2013 8:21 AM	File folder	
Arduino_IDE	Documentation		2/12/2013 8:21 AM	File folder	
Documentation	Drivers		2/12/2013 8:22 AM	File folder	
Drivers	Projects_ActiveHost_32Bit		2/26/2013 10:40 PM	File folder	
Projects_ActiveHost_32Bit	Projects_ActiveHost_64Bit		2/12/2013 8:23 AM	File folder	
Projects_ActiveHost_64Bit	🌛 Projects_Arduino		2/12/2013 8:23 AM	File folder	
Projects_Arduino	Projects_HDL		2/12/2013 8:23 AM	File folder	
Projects_HDL	🔒 Quartus_Programmer		2/12/2013 8:23 AM	File folder	
Quartus_Programmer	* (ш			,
File name: RedBoard-v06.zip					
Save as type: ALZip ZIP File (*.zip)					

Locate the Projects_ActiveHost_64Bit in the UnoProLogic Development System using Windows Explorer.



- • × 🕒 💭 🖉 👑 « Earth People Technology 🔸 EPT USB-CPLD Development System 🕨 Projects_ActiveHost_64Bit 🔸 s_ActiveHost_64Bit 👻 🍫 Search Pro Q Organize ▼ Include in library ▼ Share with ▼ Burn New folder II • 🔟 🔞 Earth People Technology EPT USB-CPLD Development System Artuine.DE Documentation Dreves A 📗 Earth People Technology Date modified Туре Size 2/12/2013 8:22 AM File folder 2/12/2013 8:23 AM File folder 2/12/2013 8:23 AM File folder EPTActiveHostConsoleClient Drivers 2/12/2013 8:23 AM File folder Projects_ActiveHost_32Bit Projects_ActiveHost_64Bit Projects_Arduino Projects_HDL Quartus_Programmer 4 items State: 👪 Shared

 $\label{eq:locate-basic} Locate the Projects_ActiveHost_64Bit \ActiveHost_1.0.0.8\Bin folder and copy the ActiveHost64.dll and the ftd2xx64.dll.$

anize 👻 Include in library 👻 Share with	 Burn New folder 			8==	•	
4 퉬 Earth People Technology 🧳	Name	Date modified	Туре	Size		
4 🎉 EPT USB-CPLD Development System	ActiveHost64.dll	2/26/2013 7:20 PM	Application extens	27 KB		
Arduino_IDE	🚳 ftd2xx64.dll	1/18/2013 3:54 PM	Application extens	252 KB		
Documentation Drivers						
Projects_ActiveHost_32Bit Projects_ActiveHost_64Bit						
ActiveHost_1.0.0.8						
🍌 Bin						
EPT_570_AP_Data_Collector						
EPT_Transfer_Test						
EPTActiveHostConsoleClient						

Save the DLL's in the bin\x64\Release folder of the user project under the Microsoft C# Express project. See the Active Host Application section of the UnoProLogic Development System User Manuals for instructions on how to add the dll to the Microsoft C# Express project.

ganize 👻 🔳 Open with Burn	New f	older			8=	•	
▲ ↓ Projects_ActiveHost_64Bit	*	Name	Date modified	Туре	Size		
ActiveHost_1.0.0.8		ActiveHost64.dll	2/26/2013 7:20 PM	Application extens	27 KB		
EPT_570_AP_Data_Collector		EPT_Transfer_Test.exe	2/7/2013 11:38 PM	Application	28 KB		
EPT_Transfer_Test		EPT_Transfer_Test.pdb	2/7/2013 11:38 PM	Program Debug D	44 KB		
EPT_Transfer_Test in		EPT_Transfer_Test.vshost.exe	2/7/2013 11:34 PM	Application	12 KB		
	E	EPT_Transfer_Test.vshost.exe.manifest	8/31/2009 12:40 AM	MANIFEST File	1 KB		
Debug		S ftd2xx64.dll	1/18/2013 3:54 PM	Application extens	252 KB		
j∎ kelease ⊿ ≧ x64							
Debug							
Release							
Nelease							
Properties							

Page 37


Manual



Manual

3 Active Transfer Library

The Active Transfer Library is an HDL library designed to transfer data to and from the UnoMax via High Speed USB. It is a set of pre-compiled HDL files that the user will add to their project before building it. The description of what the library does and how to use its components are described in this manual.




3.1 EPT Active Transfer System Overview

The Active Transfer System components consist of the following:

- active_serial_library.v
- ft_245_state_machine.v
- endpoint_registers.vqm
- active_trigger.v
- active_transfer.v
- active_block.v

The Active_Serial_Library provides the communication to the USB hardware. While separate Input and Output buses provide bi-directional communications with the plug in modules. See Figure 6 for an overview of the EPT Active_Transfer system. Figure 6 EPT Active Transfer Library Overview






Manual

Figure 6 shows how the modules of the EPT Active Transfer Library attach to the overall user project. The EPT Active_Transfer_Library.vqm, Active_Trigger.v, Active_Transfer.v and Active_Block.v modules are instantiated in the top level of the user project. The User_Code.v module is also instantiated in the top level. The Active_Transfer modules communicate with the User_Code through module parameters. Each module is a bi-directional component that facilitates data transfer from PC to CPLD. The user code can send a transfer to the Host, and the Host can send a transfer to the user code. This provides significant control for both data transfers and signaling from the user code to PC. The Triggers are used to send momentary signals that can turn on (or off) functions in user code or PC. The Active Transfer is used to send a single byte. And the Active Block is used to send a block of data. The Active_Transfer and Active_Block modules have addressing built into them. This means the user can declare up to 8 individual instantiations of Active_Transfer or Active_Block, and send/receive data to each module separately.

3.2 Active Transfer Library

The Active Transfer Library contains the command, control, and data transfer mechanism that allows users to quickly build powerful communication schemes in the CPLD. Coupled with the Active Host application on the PC, this tools allows users to focus on creating programmable logic applications and not have to become distracted by USB Host drivers and timing issues. The Active Transfer Library is pre-compiled file that the user will include in the project files.





Manual

```
2
   1/#
3
   //# Copyright Earth People Technology Inc. 2012
4
   1/#
5
   1/#
   //# File Name: EPT_FT2232_Transfer_Test_top.v
6
7
   1/#
8
   //# Revision History:
      DATE VERSION DETAILS
9
   1/#
          07/5/12 A Created RJJ
   1/#
11
   1/#
12
   //#
13
   1/#
   14
15 📮 ifdef SIM
16
     'include "../src/define.v"
17
     `include "../Testbench/tb_define.v"
18
  - endif
19
20
   'timescale ins/ips
21
22
23
25
   //* Module Declaration
   26
27
28
  module ept_EPM570_Transfer_Test_top (
29
30
31
      input wire [1:0]
                      aa,
32
      input wire [1:0]
                      bc_in,
                      .
                      .
687
688 🖂
      689
      // Instantiate the EPT Library
690
      //-----
691
692
       active transfer library EPT LIBRARY TOP INST
693 🗐 🌔
694
       .aa
                          (aa),
695
       .bc_in
                          (bc_in),
696
       .bc_out
                          (bc_out) ,
697
       .bd_inout
                          (bd_inout),
698
699
       .UC IN
                          (UC IN),
700
       .UC OUT
                          (UC OUT),
701
702
       .TEST SIGNAL 1
                         (data byte ready),
703
       .STATE OUT
                          (ft 245 state machine),
       .TEST_BUS
704
                          (register_decode),
705
       .ENDPOINT_STATE_OUT
                          (endpoint_registers_state),
       .ENDPOINT TEST BUS
706
                          (endpoint_write_to_host)
707
       ):
708
709 🗐
      //-----
710
      // Instantiate the EPT Modules
711
      //-----
712 wire [22*3-1:0] uc out m;
713 eptWireOR # (.N(3)) wireOR (UC OUT, uc out m);
714
                         ACTIVE TRIGGER INST
       active_trigger
715 🖂
       (
716
       .uc_clk
                         (CLK 66),
```



Manual

The interface from the library to the user code is two uni directional buses, UC_IN[22:0] and UC_OUT[20:0]. The UC_IN[22:0] bus is an output bus (from the library, input bus to the Active Modules) that is used channel data, address, length and control information to the Active Modules. The UC_OUT[21:0] bus is an input bus (to the library, output bus from the Active Modules) that is used to communicate data, address, length, and control information to the Active Modules.

The control bus UART_IN and UART_OUT are used to channel data, and control signals to the USB interface chip. These signals are connected directly to input and output pins of the CPLD.

3.2.1 Active Trigger EndTerm

The Active Trigger has eight individual self resetting, active high, signals. These signals are used to send a momentary turn on/off command to Host/User code. The Active Trigger is not addressable so the module will be instantiated only once in the top level.

```
743
       wire [22*3-1:0] uc out m;
744
       eptWireOR # (.N(3)) wireOR (UC OUT, uc out m);
745
           active trigger
                                       ACTIVE TRIGGER INST
746
    (
747
            .uc clk
                                        (CLK_66),
748
            .uc reset
                                        (RST),
749
            .uc in
                                        (UC IN),
750
            .uc out
                                        (uc out m[ 0*22 +: 22 ]),
751
752
                                       (trigger_to_host),
            .trigger to host
753
            .trigger to device
                                       (trigger in byte)
754
755
           );
756
```

To send a trigger, decide which bit (or multiple bits) of the eight bits you want to send the trigger on. Then, set that bit (or bits) high. The Active Transfer Library will send a high on that trigger bit for one clock cycle (66 MHz), then reset itself to zero. The bit can stay high on the user code and does not need to be reset to zero. However, if the user sends another trigger using the trigger byte, then any bit that is set high will cause a trigger to occur on the Host side.



Manual

UnoMax CPLD Development System User

```
277
         //----
278
         // Detect Trigger Out to Host
279
         //-----
280
        always @ (TRIGGER OUT or trigger in reset or reset)
281
    begin
282
          if(!reset)
283
             trigger to host = 8'h0;
          else if (trigger in reset)
284
285
             trigger to host = 8'h0;
286
          else if (TRIGGER_OUT > 8'h0)
              trigger to host = TRIGGER OUT;
287
     L
288
        end
289
        //-----
290
    291
        // Reset Trigger Out to Host
     292
         //-----
293
        always @ (posedge CLK 66 or negedge reset)
294
    begin
295
          if(!reset)
296
    Ē
          begin
297
              trigger_in_reset <= 0;</pre>
298
          end
299
          else
300
          begin
301
              if (trigger to host > 0)
302
                 trigger in reset <= 1'b1;</pre>
303
              else
304
                  trigger_in_reset <= 0;</pre>
305
          end
     L
306
         end
```

So, care should be used if the user code uses byte masks to send triggers. It is best to set only the trigger bits needed for a given time when sending triggers.

The user code must be setup to receive triggers from the Host. This can be done by using an asynchronous always block. Whenever a change occurs on a particular trigger bit (or bits), a conditional branch can detect if the trigger bit is for that block of code. Then, execute some code based on that trigger.



Manual

200	_	
308	F	//
309	L	// Detect Trigger In
310 311		//
312		<pre>always @(trigger_in_byte or trigger_in_reset or reset) begin</pre>
313	F	begin if(Ireact)
313	H	if(!reset)
315	T	<pre>begin trigger in detect = 1'b0;</pre>
316		end
317		else if (trigger in reset)
318	L.	begin
319	T	trigger in detect = 1'b0;
320	-	end
321		<pre>else if (trigger in byte > 8'h0)</pre>
322		begin
323	T	<pre>trigger in detect = 1'b1;</pre>
324	-	end
325	L	end
326		
327	Ę	//
328		<pre>// Store the value of Trigger In</pre>
329	L	//
330		always @(posedge CLK_66 or negedge reset)
331	P	begin
332		if(!reset)
333	P	begin
334		<pre>trigger_in_store <= 8'h0f;</pre>
335 336		<pre>trigger_in_reg <= 1'b0; trigger_in_reget <= 11b0;</pre>
337		<pre>trigger_in_reset <= 1'b0; end</pre>
338		end else if (trigger in detect & !trigger in reg)
339	H	begin
340	Ť	if(trigger_in_byte != 0)
341		<pre>trigger in store[7:0] <= trigger in byte[7:0];</pre>
342		trigger in reg <= 1'b1;
343	-	end
344		<pre>else if (trigger_in_reg)</pre>
345	þ	begin
346		<pre>trigger_in_reg <= 1'b0;</pre>
347		<pre>trigger_in_reset <= 1'b1;</pre>
348	-	end
349		<pre>else if (!trigger_in_detect)</pre>
350	F	begin
351		<pre>trigger_in_reg <= 1'b0;</pre>
352		<pre>trigger_in_reset <= 1'b0;</pre>
353		end
354		end



Manual

3.2.2 Active Transfer EndTerm

The Active Transfer module is used to send or receive a byte to/from the Host. This is useful when the user's microcontroller needs to send a byte from a measurement to the Host for display or processing. The Active Transfer module is addressable, so up to eight individual modules can be instantiated and separately addressed.

```
757
           active transfer
                                       ACTIVE TRANSFER INST
758
           (
759
            .uc clk
                                        (CLK_66),
760
            .uc reset
                                        (reset),
761
            .uc in
                                        (UC IN),
762
            .uc out
                                        (uc out m[ 1*22 +: 22 ]),
763
                                        (transfer out reg),
764
            .start transfer
765
            .transfer received
                                        (transfer in received),
766
767
            .uc_addr
                                        (3'h2),
768
769
            .transfer_to_host
                                        (transfer_out_byte),
770
            .transfer_to_device
                                        (transfer_in_byte)
771
           );
772
```

To send a byte to the Host, select the appropriate address that corresponds to an address on Host side. Place the byte in the "transfer_to_host" parameter, then strobe the "start_transfer" bit. Setting the "start_transfer" bit to high will send one byte from the "transfer_to_host" byte to the Host on the next clock high signal (66 MHz). The "start_transfer" bit can stay high for the duration of the operation of the device, the Active Transfer module will not send another byte. In order to send another byte, the user must cycle the "start_transfer" bit to low for a minimum of one clock cycle (66 MHz). After the "start_transfer" bit has been cycled low, the rising edge of the bit will cause the byte on the "transfer_to_host" parameter to transfer to the host.



```
Manual
```

```
//-----
181
182
         // Transfer byte to Device
183
         //-----
184
         always @(TRANSFER_OUT_EN or reset)
185
    begin
186
            if(!reset)
187
    白
            begin
188
                 transfer out detect = 1'b0;
189
            end
190
            else
191
    白
            begin
192
                 if (transfer_to_device_reset)
193
                    transfer_out_detect = 1'b0;
194
                 else if (TRANSFER OUT EN)
195
    Ē
                 begin
196
                     transfer out byte = TRANSFER OUT BYTE;
197
                     transfer out detect = 1'b1;
198
                 end
            end
199
200
         end
201
202
    //-----
203
         // Reset transfer to device reset
204
         //-----
205
         always @ (posedge CLK 66 or negedge reset)
206
    begin
207
              if (!reset)
208
    Ē
              begin
209
                  transfer_to_device_reset <= 1'b0;</pre>
210
              end
              else
211
212
    Ē
              begin
213
                  if (transfer out detect)
214
                     transfer to device reset <= 1'b1;</pre>
215
                  else
216
                     transfer to device reset <= 1'b0;</pre>
217
              end
218
          end
```

To receive a byte, the Active Host will send a byte using it's dll. The user code must monitor the transfer_received port. The transfer_received port will assert high for one clock cycle (66 MHz) when a byte is ready for reading on the transfer_to_device port. User code should use an asynchronous always block to detect when the



Manual

transfer_received port is asserted. Upon assertion, the user code should read the byte from the transfer_to_device port into a local register.

```
220
          //-----
221
          // Transfer to Host
      L
          //-----
222
223
           always @ (posedge CLK 66 or negedge reset)
224
    begin
225
                if (!reset)
    Ė
226
                begin
227
                    transfer out <= 1'b0;</pre>
228
                    transfer_out_reg <= 1'b0;</pre>
                    transfer out byte <= 8'h0;</pre>
229
230
                end
231
                else
232
     Ė
                begin
233
                    if (start transfer byte & !transfer out)
234
                    begin
235
                        transfer out byte <= TRANSFER HOST BYTE;
236
                        transfer out reg <= 1'b1;</pre>
237
                        transfer out <= 1'b1;</pre>
238
                    end
239
                    else if (start transfer byte & transfer out)
240
                    begin
     Ē
241
                        transfer_out_reg <= 1'b0;</pre>
                        transfer_out <= 1'b1;</pre>
242
243
                    end
244
                    else if(!start_transfer_byte & transfer_out)
245
                    begin
246
                        transfer out reg <= 1'b0;</pre>
247
                        transfer out <= 1'b0;</pre>
248
                    end
249
                end
250
            end
```

3.2.3 Active Block EndTerm

The Active Block module is designed to transfer blocks of data between Host and User Code and vice versa. This allows buffers of data to be transferred with a minimal amount of code. The Active Block module is addressable, so up to eight individual modules can be instantiated and separately addressed. The length of the block to be transferred must also be specified in the uc_length port.



Manual

UnoMax CPLD Development System User

811	active block	BLOCK TRANSFER INST
	accive_biock	BLOCK_IRANSFER_INST
812		
813	.uc_clk	(CLK_66),
814	.uc_reset	(RST),
815	.uc_in	(UC_IN),
816	.uc_out	(uc_out_m[2*22 +: 22]),
817		
818	.start_transfer	(block_out_reg),
819	.transfer_received	(block_in_rcv),
820		
821	.transfer_ready	(block_byte_ready),
822		
823	.uc_addr	(3'h4),
824	.uc_length	(BLOCK_COUNT_8),
825		
826	.transfer_to_host	(block_out_byte),
827	.transfer_to_device	(block_in_data),
828		
829	.STATE_OUT	(block_state_out),
830	.TEST_BUS	(block_out_test_bus)
831		
832	L);	
833		

To send a block, it's best to have buffer filled in a previous transaction, Then assert the start_transfer bit. This method is opposed to collecting and processing data bytes after the start_transfer bit has been asserted and data is being sent to the Host.

Once the buffer to send is filled with the requisite amount of data, the address and buffer length should be written to the uc_addr and uc_length ports. Set the start_transfer bit high, the user code should monitor the transfer_ready port. At the rising edge of the transfer_ready port, the byte at transfer_to_host port is transferred to the USB chip. Once this occurs, the user code should copy the next byte in the buffer to transfer_to_host port. On the next rising edge of transfer-ready, the byte at transfer_to_host will be transferred to theUSB chip. This process continues until the number of bytes desicribed by the uc_length have been transferred into the USB chip.



Manual

UnoMax CPLD Development System User

```
//-----
542
     \Box
543
         // Registers to start Block Transfer Out
544
         //-----
545
        always @ (posedge CLK 66 or negedge RST)
    📃 begin
546
547
          if(!RST)
548
     É
          begin
549
                   block_out_reg <= 1'b0;</pre>
550
                  start_block_transfer_reg <= 1'b0;</pre>
551
          end
          else
552
553 📋
          begin
554
               if(start block transfer & !start block transfer reg)
555
                  start_block_transfer_reg <= 1'b1;</pre>
556
               else if (start block transfer reg & !block out reg)
557
               begin
558
                  block out reg <= 1'b1;</pre>
559
               end
560
               else if(block_out_counter >= BLOCK_COUNT_8)
561
               begin
     É
562
                       block out reg <= 1'b0;</pre>
                       start block transfer reg <= 1'b0;</pre>
563
564
               end
565
          end
     L
566
        end
567
568
     //-----
569
         // Data for Block Transfer Out
570
         //-----
571
        always @ (posedge CLK_66 or negedge RST)
572
     📃 begin
573
          if(!RST)
574
          begin
     Ē
575
              block out counter <= 0;</pre>
576
          end
577
          else
578
          begin
     Ē
579
                   if (block byte ready)
580
                   begin
     白
581
                      block out counter <= block out counter + 1'd1;</pre>
582
                   end
583
                   else if (block out counter >= BLOCK COUNT 8 )
584
                   begin
585
                     block out counter <= 0;</pre>
586
                   end
587
           end
     L
588
        end
```



Manual

To receive a buffer from the Host, the user code should monitor the transfer_received port for assertion. When the bit is asserted, the next rising edge of transfer_ready will indicate that the byte at transfer_to_device is ready for the user code to read.

[Add code snippet showing Active Block Module bytes received by the user code]

3.3 Timing Diagram for Active Transfer EndTerms

The Active Transfer Library uses the 66 MHz clock to organize the transfers to Host and transfer to Device. The timing of the transfers depends on this clock and the specifications of the USB chip. Users should use the timing diagrams to ensure proper operation of user code in data transfer.

3.3.1 Active Trigger EndTerm Timing




Figure xx Active Transfer To Host Timing








Figure xx Active Transfer To Device Timing

3.3.3 Active Block EndTerm Timing





Figure xx Active Block To Device Timing



Manual

4 Compiling, Synthesizing, and Programming CPLD




The CPLD on the UnoMax can be programmed with the Active Transfer Library and custom HDL code created by the user. Programming the CPLD requires the use of the Quartus Prime Lite software and a standard USB cable. There are no extra parts to buy, just plug in the USB cable. Once the user HDL code is written according to the syntax rules of the language (Verilog and VHDL) it can be compiled and synthesized using the Quartus Prime Lite software. This manual will not focus on HDL coding or proper coding techniques, instead it will use the example code to compile, synthesize and program the CPLD.

4.1 Setting up the Project and Compiling

Once the HDL code (Verilog or VHDL) is written and verified using a simulator, a project can be created using Quartus Prime Lite. Writing the HDL code and simulating it will be covered in later sections. Bring up Quartus Prime Lite, then use Windows Explorer to browse to c:/altera/xxx/quartus/qdesigns create a new directory called: "EPT_Transfer_Test".



Manual



Open Quartus Prime Lite by clicking on the icon


S Quartus Prime Lite Edition		– 🗆 X
File Edit View Project Assignments Processing Tools Window H	łelp	Search altera.com
□ ► 目 + □ □ つ C	중 수 수 @ > > >	
Project Navigator 🔥 Hierarchy 🔻 🔍 📮 🗗 🗙		IP Catalog 📮 🗗 ×
A Compilation Hierarchy		Device Family MAX V
		 × ≡.
		🗸 🍰 Installed IP
		Project Directory
		No Selection Available
		> Basic Functions
		> DSP
		> Interface Protocols
Tasks Compliation	Quartus Prime	 Processors and Peripherals University Program
		Search for Partner IP
IdSK		
Compile Design Analysis & Synthesis		w Buy Software
Fitter (Place & Route)		View Quartus Prime Information
> Assembler (Generate programm		© Documentation
C Timing Analysis		Notification Center + Add
x		
8 All S 🖄 ▲ 🗡 🔽 < <filter>></filter>	60 Find 66 Find Next	
Type ID Message		
System Processing		>
System Processing		
		100% 00:00:14 .:

Under Quartus, Select File->New Project Wizard. The Wizard will walk you through setting up files and directories for your project.



Manual

UnoMax CPLD Development System User



At the Top-Level Entity page, browse to the C:/intelFPGA_lite /xxx/quartus/qdesigns directory to store your project. Type in a name for your project "EPT_570_AP_U2_Top".

New Project Wizard	
Directory, Name, Top-Level Entity [page 1 of 5]	
What is the working directory for this project?	
C:/altera/12.1sp1/quartus/qdesigns/EPT_Transfer_Test	
What is the name of this project?	
EPT_570_AP_U2_Top	
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	
EPT_570_AP_U2_Top	
Use Existing Project Settings	
< Back Next > Finish Cancel	Help

Page 53



Manual

Select Next. At the Add Files window: Browse to the

 $\label{eq:constraint} $$ Projects_HDL EPT_Transfer_Test \src folder of the EPT USB-CPLD Development System CD. Copy the files from the \src directory. $$$

- Active_block.v
- Active_transfer.v
- Active_trigger.v
- Active_Serial_library.v
- eptWireOr.v
- mem_array.v
- read_control_logic.v
- write_control_logic.v
- EPT_570_AP_U2_Top.v

General	Files		
Files	riles		
Libraries	Select the design files you want to include in the project. Click Add All to add all design files in the project directory t	to the project.	
Operating Settings and Conditions			
Voltage	File name:		Add
Temperature Compilation Process Settings		Туре	Add All
Early Timing Estimate	/EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/write_control_logic.v	Verilog HDL File	Remove
Incremental Compilation Physical Synthesis Optimizations	/EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/read_control_logic.v /EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/mem_array.v	Verilog HDL File Verilog HDL File	Remove
EDA Tool Settings	/EPT USB-CPLD Development System CD/Projects _HDL/EPT_Transfer _Test/src/eptWireOR.v /EPT USB-CPLD Development System CD/Projects HDL/EPT Transfer Test/src/EPT 570 AP U2 Top.v	Verilog HDL File Verilog HDL File	Up
Design Entry/Synthesis Simulation	/EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/active_trigger.vqm	Verilog Quartus Ma	Down
Formal Verification Board-Level	/EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/active_transfer_library.vqm /EPT USB-CPLD Development System CD/Projects HDL/EPT Transfer Test/src/active transfer.vqm	Verilog Quartus Ma Verilog Ouartus Ma	Properties
Analysis & Synthesis Settings	/EPT USB-CPLD Development System CD/Projects HDL/EPT Transfer _rest/src/active_block.vgm	Verilog Quartus Ma	
SignalTap II Logic Analyzer Logic Analyzer Interface			
PowerPlay Power Analyzer Settings SSN Analyzer			

Select Next, at the Device Family group, select MAX V for Family. In the Available Devices group, browse down to 5M570ZT100C5 for Name.



Manual

Device family Family: MAX I Devices: A Target device		er	Show in 'Available devices' list Package: Any Pin count: Any Speed grade: Any Name filter:
Specific dev Other: n/a Available devices		able device	s'list Show advanced devices HardCopy compatible only
Name	Core Voltage	LEs	UFM blocks
EPM570T100C3	3.3V	570	1
EPM570T100C4		570	1
	3.3V	570	1
EPM570T100C5		570	1
EPM570T100I5	3.3V		
EPM570T100I5 EPM570T144A5	3.3V	570	1
EPM570T100I5 EPM570T144A5 EPM570T144C3	3.3V 3.3V	570 570	1
EPM570T 100I5 EPM570T 144A5 EPM570T 144C3 EPM570T 144C4	3.3V 3.3V 3.3V	570 570 570	1 1 1
EPM570T100I5 EPM570T144A5 EPM570T144C3	3.3V 3.3V 3.3V	570 570	1

Select Next, leave defaults for the EDA Tool Settings.



Manual

Tool Name	Format(s)		
10			Run Tool Automatically
<none></none>	<none></none>	-	Run this tool automatically to synthesize the
<none></none>	<none></none>		Run gate-level simulation automatically afte
<none></none>			
Timing	<none></none>		
Symbol	<none></none>	-	
Signal Integrity	<none></none>		
Boundary Scan	<none></none>		
	<pre></pre> Cone>TimingSymbolSignal Integrity	<none> <none> <none> Timing <none> Symbol <none> Signal Integrity <none></none></none></none></none></none></none>	<none> <none> <none> Timing <none> Symbol <none> Signal Integrity <none></none></none></none></none></none></none>

Select Next, then select Finish. You are done with the project level selections.

Summary [page 5 of 5]	
When you click Finish, the project will be created w	ith the following settings:
Project directory:	C:/altera/12.0sp1/quartus/qdesigns
Project name:	Active_Transfer_Example
Top-level design entity:	Active_Transfer_Example
Number of files added:	7
Number of user libraries added:	0
Device assignments:	
Family name:	MAX II
Device:	EPM570T100C5
EDA tools:	
Design entry/synthesis:	<none> (<none>)</none></none>
Simulation:	<none> (<none>)</none></none>
Timing analysis:	0
Operating conditions:	
VCCINT voltage:	3.3V
Junction temperature range:	0-85 °C




Manual

Next, we will select the pins and synthesize the project.

4.1.1 Selecting Pins and Synthesizing

With the project created, we need to assign pins to the project. The signals defined in the top level file (in this case: EPT_570_AP_U2_Top.v) will connect directly to pins on the CPLD. The Pin Planner Tool from Quartus Prime Lite will add the pins and check to verify that our pin selections do not violate any restrictions of the device. In the case of this example we will import pin assignments that created at an earlier time. Under Assignments, Select Import Assignments.



Imports assignments from other sources


At the Import Assignment dialog box, Browse to the \Projects_HDL\EPT_Transfer_Test \ EPT -5M57-AP-U2_TOP folder of the EPT USB-CPLD Development System CD. Select the "EPT_570_AP_U2_Top.qsf" file.



Manual

💱 Import Assignments	OILARTI	×
Specify the source and categories of assignments to imp	ort.	
File name: echnology/EPT USB-CPLD Development Syst	em CD/Projects_HDL/EPT_Transfer_Test/Altera_EPM570_U2/EPT_570_AP_U2_Top.qsf	Categories
Copy existing assignments into EPT_570_AP_Transfe	er_Test.qsf.bak before importing	Advanced
	OK Cancel	Help

Click Ok. Under Assignments, Select Pin Planner. Verify the pins have been imported correctly.





Manual

The pin locations should not need to be changed for EPT USB CPLD Development System. However, if you need to change any pin location, just click on the "location" column for the particular node you wish to change. Then, select the new pin location from the drop down box.

E	dit View Processing	Tools Window	Help 🐬			Sea	arch altera.com
Be	port	₽ ₽ ×					
RC	Report not available				●▲♥●●♥●▲●●○○○	00∆⊽000	-
	Report not available			1			14 14
				1			21 72
				: 🖠	Top View		2
					Wire Bond		
				:8			
				. ¥			
				: 🕅		r,	
				- 🖬		Í	1
Tas	sks	₽ 8 ×					V
_	Show I/O Ban	ks 🔺			MAX II	4	.
	Show VREF Gr			1			
		oups			EPM570T100C5		
	Show Edges			-8			
	4 📃 Show DQ/DQS	S Pins		-8			
	x4 Mode	-		••000 <u>/</u>	₫₩0000₩0∆●●●0	0 ∆∀●● 00	
•		•					
x	Named: * 🔹 👻	Edit: 💢 🖌					Filter: Pins: all
8 P	Node Name	Direction	Location	I/O Bank	I/O Standard	Reserved	Current Strength
1	LB LOWER[0]	Unknown	PIN_52	2	3.3-V LVdefault)		16mA (default)
	LB LOWER[1]	Unknown	PIN 53	2	3.3-V LVdefault)		16mA (default)
	LB_LOWER[2]	Unknown	PIN_54	2	3.3-V LVdefault)		16mA (default)
	LB_LOWER[2] LB_LOWER[3]	Unknown Unknown	PIN_54 PIN_55	2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
				-			
	LB_LOWER[3]	Unknown	PIN_55	2 2 2	3.3-V LVdefault)		16mA (default)
	LB_LOWER[3] LB_LOWER[4]	Unknown Unknown Unknown Unknown	PIN_55 PIN_56	2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
	 LB_LOWER[3] LB_LOWER[4] LB_LOWER[5] 	Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57	2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default) 16mA (default)
	 LB_LOWER[3] LB_LOWER[4] LB_LOWER[5] LB_LOWER[6] LB_LOWER[7] LB_UPPER[0] 	Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_58 PIN_61 PIN_97	2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default)
	LB_LOWER[3] LB_LOWER[4] LB_LOWER[5] LB_LOWER[6] LB_LOWER[7] LB_LOWER[7] LB_LOWER[7] LB_UPPER[0] LB_UPPER[1]	Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_58 PIN_61 PIN_97 PIN_96	2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default)
	LB_LOWER[3] LB_LOWER[4] LB_LOWER[4] LB_LOWER[5] LB_LOWER[6] LB_LOWER[7] LB_UPPER[0] LB_UPPER[1] LB_UPPER[2]	Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_58 PIN_61 PIN_97 PIN_96 PIN_95	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default)
	 ▷ LB_LOWER[3] ▷ LB_LOWER[4] ▷ LB_LOWER[5] ▷ LB_LOWER[6] ▷ LB_LOWER[7] ▷ LB_UPPER[0] ▷ LB_UPPER[1] ▷ LB_UPPER[2] ▷ LB_UPPER[3] 	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_58 PIN_61 PIN_97 PIN_96 PIN_95 PIN_92	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default)
	 ↓ LB_LOWER[3] ↓ LB_LOWER[4] ↓ LB_LOWER[5] ↓ LB_LOWER[6] ↓ LB_LOWER[7] ↓ LB_UPPER[0] ↓ LB_UPPER[1] ↓ LB_UPPER[3] ↓ LB_UPPER[3] ↓ LB_UPPER[4] 	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_58 PIN_61 PIN_97 PIN_96 PIN_95 PIN_95 PIN_92 PIN_91	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default)
	 ↓ LB_LOWER[3] ↓ LB_LOWER[4] ↓ LB_LOWER[5] ↓ LB_LOWER[6] ↓ LB_LOWER[7] ↓ LB_LOPER[0] ↓ LB_UPPER[1] ↓ LB_UPPER[1] ↓ LB_UPPER[1] ↓ LB_UPPER[1] ↓ LB_UPPER[1] 	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_58 PIN_61 PIN_97 PIN_96 PIN_95 PIN_92 PIN_92 PIN_91 PIN_89	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default) 16mA (default)
	UB_LOWER[3] UB_LOWER[4] UB_LOWER[5] UB_LOWER[5] UB_LOWER[7] UB_LOWER[7] UB_UPPER[0] UB_UPPER[1] UB_UPPER[2] UB_UPPER[3] UB_UPPER[4] UB_UPPER[5] UB_UPPER[6]	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_57 PIN_61 PIN_97 PIN_96 PIN_96 PIN_95 PIN_92 PIN_91 PIN_89 PIN_87	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
	↓ LB_LOWER[3] ↓ LB_LOWER[4] ↓ LB_LOWER[5] ↓ LB_LOWER[5] ↓ LB_LOWER[6] ↓ LB_LOPER[1] ↓ LB_UPPER[1] ↓ LB_UPPER[1] ↓ LB_UPPER[1] ↓ LB_UPPER[1] ↓ LB_UPPER[1] ↓ LB_UPPER[1] ↓ LB_UPPER[3]	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_58 PIN_61 PIN_97 PIN_96 PIN_95 PIN_92 PIN_91 PIN_89 PIN_87 PIN_86	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
	LB_LOWER[3] LB_LOWER[4] LB_LOWER[5] LB_LOWER[5] LB_LOWER[6] LB_LOPER[1] LB_UPPER[1] LB_UPPER[2] LB_UPPER[3] LB_UPPER[3] LB_UPPER[4] LB_UPPER[5] LB_UPPER[7] LB_UPPER[7]	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_55 PIN_57 PIN_58 PIN_61 PIN_97 PIN_95 PIN_95 PIN_92 PIN_92 PIN_93 PIN_89 PIN_87 PIN_86 PIN_74	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
	LB_LOWER[3] LB_LOWER[4] LB_LOWER[5] LB_LOWER[5] LB_LOWER[7] LB_LOWER[7] LB_UPPER[1] LB_UPPER[2] LB_UPPER[3] LB_UPPER[3] LB_UPPER[5] LB_UPPER[6] LB_UPPER[7] LB_UPPER[7] LB_UPPER[7]	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_57 PIN_58 PIN_61 PIN_97 PIN_95 PIN_95 PIN_95 PIN_92 PIN_99 PIN_89 PIN_87 PIN_86 PIN_74 PIN_75	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
	↓ LB_LOWER[3] ↓ LB_LOWER[4] ↓ LB_LOWER[5] ↓ LB_LOWER[5] ↓ LB_LOWER[6] ↓ LB_LOWER[7] ↓ LB_UPPER[1] ↓ LB_UPPER[2] ↓ LB_UPPER[3] ↓ LB_UPPER[3] ↓ LB_UPPER[3] ↓ LB_UPPER[3] ↓ LB_UPPER[3] ↓ LB_UPPER[6] ↓ LB_UPPER[7] ↓ LB_UPPER[7] ↓ LB[0] ↓ LED[1] ↓ LED[2]	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_58 PIN_61 PIN_97 PIN_96 PIN_95 PIN_95 PIN_95 PIN_91 PIN_89 PIN_87 PIN_86 PIN_74 PIN_98	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
	LB_LOWER[3] LB_LOWER[4] LB_LOWER[5] LB_LOWER[5] LB_LOWER[6] LB_LOWER[7] LB_UPPER[0] LB_UPPER[1] LB_UPPER[2] LB_UPPER[3] LB_UPPER[3] LB_UPPER[3] LB_UPPER[3] LB_UPPER[3] LB_UPPER[3] LB_UPPER[5] LB_UPPER[7] LB_UPPER[7] LB_UPPER[7] LED[1] LED[2] LED[3]	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN 55 PIN 55 PIN 57 PIN 57 PIN 58 PIN 61 PIN 97 PIN 95 PIN 95 PIN 92 PIN 91 PIN 89 PIN 87 PIN 86 PIN 74 PIN 75 PIN 98 PIN 99	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
	UB_LOWER[3] UB_LOWER[4] UB_LOWER[5] UB_LOWER[5] UB_LOWER[7] UB_LOWER[7] UB_UPPER[0] UB_UPPER[1] UB_UPPER[2] UB_UPPER[3] UB_UPPER[4] UB_UPPER[5] UB_UPPER[5] UB_UPPER[6] UB_UPPER[7] UB[0] UB[1] UB[2] UB[3] SW_USER_1	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN 55 PIN 56 PIN 57 PIN 57 PIN 58 PIN 61 PIN 97 PIN 95 PIN 95 PIN 95 PIN 92 PIN 99 PIN 89 PIN 87 PIN 86 PIN 75 PIN 75 PIN 98 PIN 75 PIN 98	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
	LB_LOWER[3] LB_LOWER[4] LB_LOWER[5] LB_LOWER[5] LB_LOWER[6] LB_LOWER[7] LB_UPPER[1] LB_UPPER[2] LB_UPPER[2] LB_UPPER[3] LB_UPPER[3] LB_UPPER[4] LB_UPPER[5] LB_UPPER[6] LB_UPPER[7] LB[0] LB_UPPER[7] LB[0] LB[0] WED[1] VED[2] LB[0] SW_USER_1	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN_55 PIN_56 PIN_57 PIN_57 PIN_58 PIN_61 PIN_96 PIN_95 PIN_95 PIN_95 PIN_95 PIN_91 PIN_89 PIN_89 PIN_87 PIN_86 PIN_74 PIN_86 PIN_75 PIN_98 PIN_99 PIN_15 PIN_100	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)
All Pins	UB_LOWER[3] UB_LOWER[3] UB_LOWER[4] UB_LOWER[5] UB_LOWER[5] UB_LOWER[6] UB_UPPER[1] UB_UPER[1] UB[1] UB[1] SW_USER_1 WJER[1] TRIGGER_IN_HIGH[0] TRIGGER_IN_HIGH[0]	Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown Unknown	PIN 55 PIN 56 PIN 57 PIN 57 PIN 58 PIN 61 PIN 97 PIN 95 PIN 95 PIN 95 PIN 92 PIN 99 PIN 89 PIN 87 PIN 86 PIN 75 PIN 75 PIN 98 PIN 75 PIN 98	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	3.3-V LVdefault) 3.3-V LVdefault)		16mA (default) 16mA (default)

Exit the Pin Planner. Next, we need to add the Synopsys Design Constraint file. This file contains timing constraints which forces the built in tool called TimeQuest Timing Analyzer to analyze the path of the synthesized HDL code with setup and hold times of the internal registers. It takes note of any path that may be too long to appropriately meet the timing qualifications. For more information on TimeQuest Timing Analyzer, see



Manual

http://www.altera.com/literature/hb/qts/qts_qii53018.pdf?GSA_pos=1&WT.oss_r=1&WT.oss=TimeQuest Timing Analyzer

Browse to the $Projects_HDL EPT_Transfer_Test EPT_5M57_AP_U2_TOP folder of the EPT USB-CPLD Development System DVD. Select the "EPT_570_AP_U2_Top.sdc" file.$

💭 🖉 🕌 « Jolly 🕨 Products 🕨 Earth People Te		Development System CD 🕨	Projects_HUL + EPT_Transfe	r_1est ► Altera_t	PMD/0_02 +	 49 Search Altera_EPN
rganice	Name db increm output EPT_5: @ EPT_5: EPT_5: EPT_5: EPT_5: EPT_5:	ental_db _files 0_AP_U2_Top.jdi 0_AP_U2_Top.qdf 0_AP_U2_Top.qdf 0_AP_U2_Top.qds 0_AP_U2_Top.qds 0_AP_U2_Top.qds	Date modified 3/3/2013 1.26 AM 1/30/2013 842 PM 1/20/2013 842 PM 1/29/2013 1.63 PM 1/29/2013 1.63 PM 1/29/2013 1.052 PM 3/2/2013 1.052 PM 1/29/2013 1.65 AM	Type File folder File folder File folder JDI File QPF File QSF File QWS File SDC File	Size 1 KB 2 KB 6 KB 3 KB 2 KB 2 KB 4 KB	
Quartus_Programmer ESwitch FTDI Linear Tech NOP Telegesis						


Copy the file and browse to C:\intelFPGA_lite \xxx\quartus\qdesigns\EPT_Transfer_Test directory. Paste the file.

anize 👻 📄 Open 🛛 Burn New fol	der				
EPT_Transfer_Test	^	Name	Date modified	Туре	Size
ir_filter		퉬 db	3/13/2013 9:42 PM	File folder	
incr_comp_makefile		incremental_db	3/13/2013 9:38 PM	File folder	
whdl_verilog_tutorial		퉬 output_files	3/13/2013 9:42 PM	File folder	
🎉 sopc_builder		simulation	3/13/2013 9:42 PM	File folder	
altera_inspector.log.zip 91		EPT_570_AP_U2_Top.jdi	3/13/2013 9:42 PM	JDI File	1 KB
book		EPT_570_AP_U2_Top.qpf	3/13/2013 9:10 PM	QPF File	2 KB
Brother	=	EPT_570_AP_U2_Top.qsf	3/13/2013 9:38 PM	QSF File	7 KB
		EPT_570_AP_U2_Top.qsf.bak	3/13/2013 9:41 PM	BAK File	7 KB
Documents and Settings		EPT_570_AP_U2_Top.sdc	1/29/2013 10:30 PM	SDC File	4 KB
Jolly					
Business Opportunities					
Lapitol_College					
Code FPGA					
Documents					
Download					
Drivers	*				

Select the Start Compilation button.



Manual



If you forget to include a file or some other error you should expect to see a screen similar to this:



Manual

💱 Quartus II 64-Bit - C:/altera/12.1sp1/quartus/qdesigns,	/EPT_Transfer_Test/EPT_570_AP_U2_Top - EPT_570_AP_U2	Тор	- O X
File Edit View Project Assignments Processing	Tools Window Help 💎		Search altera.com
🗋 💕 🗐 🥔 🐰 🖻 🛍 🤟 (*) 🛛 EPT_570_AP	U2_Top 🔹 😿 🐏 🥒 💷	> 🖉 🖄 🖞 👯 😤 🎐 🐌 👗 💿 💎	
Project Navigator 🕴 🗗 🗙	Compilation Report - EPT_570_AP_U2_Top		
Entity	Table of Contents 4	Flow Summary	
MAX II: EPM570T100C5	Flow Summary	Flow Status Flow Failed - Wed Mar 13 21:	
EPT_570_AP_U2_Top	T Flow Settings	Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 SP	1 SJ Web Edition
igentiation active_transfer:ACTIVE_TRANSFER_INST	I Flow Non-Default Global Settings	Revision Name EPT_570_AP_U2_Top	
牌 active_transfer_library:ACTIVE_TRANSFER_L	== Flow Elapsed Time	Top-level Entity Name EPT_570_AP_U2_Top	
離 active_trigger:ACTIVE_TRIGGER_INST	Flow OS Summary	Family MAX II Device EPM570T100C5	
sync_fifo:BLOCK_IN_FIFO	Flow Log	Timing Models Final	
離 active_block:BLOCK_TRANSFER_INST	Analysis & Synthesis	Timing Wodels Final	
pbil eptWireOR:wireOR			
ن Hierarchy 🚔 Files ک Design Units الله	1		
Tasks			
Flow: Compilation Full C	ompilation was NOT successful (3 errors, 3 warnings)		
Task			
🗙 🎍 🕨 Compile Design	OK		
🗙 🕨 🎽 Analysis & Synthesis]		
Fitter (Place & Route)			
Assembler (Generate programmin			
TimeQuest Timing Analysis			
EDA Netlist Writer			
Program Device (Open Programmer)			
< III +	< III >>		
× AII 🕄 ▲ ▲ × < <seard>></seard>	~	L	
Type ID Message			*
	NireOR" for hierarchy "eptWireOR:wireOR		
12128 Elaborating entity "act:	ve_trigger" for hierarchy "active_trig	ger:ACTIVE_TRIGGER_INST"	
	ve_transfer" for hierarchy "active_tra		
	ve_block" for hierarchy "active_block:		
	FIFO" instantiates undefined entity "s sages file C:/altera/12.1spl/guartus/g		(FDT 570 ND U2 Tor -
	sages file C:/altera/12.1sp1/quartus/q sis & Synthesis was unsuccessful. 1 err		
293001 Quartus II Full Compilat	ion was unsuccessful. 3 errors, 3 warn		E
li solo		-	*
	m		Þ
System (1) Processing (32)			9% 00.00.03

Click Ok, the select the "Error" tab to see the error.

🛿 Quartus II 64-Bit - C:/altera/12.1sp1/quartus/qdesigns/E	PT_Transfer_Test/EPT_570_AP_U2_Top - EPT_570_AP_U2	Тор	1 m 1) <u>×</u>
File Edit View Project Assignments Processing	Tools Window Help 💎			Search altera.com	
🗋 💕 😹 🍠 🕺 🖻 🛍 🤟 (* 🛛 EPT_570_AP_U	12_Top 🔹 🔀 😪 🖉 🔹	> 🖉 🖄 🙂 🗞 🖏	: 🕹 😻 👗 🕘 🖘		
Project Navigator 🕴 🗗 🗙	Compilation Report - EPT_570_AP_U2_Top	×			
Entity	Table of Contents 4 8	Flow Summary			
MAX.B. EPM570T100C5 MAX.B. EPM570T100C5 MAX.B. EPM570T100C5 MAX.B. EPM570T100C5 Max etctransfer_ACTIVE_TRANSFER_INST Max etctransfer_LINET_TRANSFER_INST Max etctransfer_LINET_TRANSFER_INST	I leve Summary Too Settings Too Settings Too Kon-Deaut Global Settings Too Kaped Time Row Cas Summary Doo Log Analysis & Synthesis	New Start Quartus I 64-Bit Version Revision Name Top-texe Enthy Name Family Device Timing Models	Flow Field - Weak Mar J 32 121 Exited 240 (2017/2013 SP EFT 570, AP, 1/2, Top EPT 570, AP, 1/2, Top EPT 570, AP, 1/2, Top MAX II EPM570T100C5 Final		
۲ III ا	۰ m ۲				
Quartus II 64-Bit Analysi	FIFO" instantiates undefined entity is 6 Synthesis was unsuccessful. 1 err ion was unsuccessful. 3 errors, 3 warn	or, 5 warnings			
Surtam () Dracopping (2)	m				



Manual

The error in this case is the missing file "sync_fifo". Click on the Assignment menu, then select Settings, then select Files. Add the "sync_fifo.v" file from the database.

egory:		Device.
General	Files	
Files Libraries Operating Settings and Conditions Voltage	Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project. File name: oily/Products/Earth People Technology/EPT USB-CPLD Development System CD/Projects _FDL/EPT_Transfer_Tect/or Sprinc_film	Add
Temperature Compilation Process Settings Early Timing Estimate	Type plogy/EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/write_control_logic.v Verilog HDL File Verilog HDL File	Add All
Incremental Compilation Physical Synthesis Optimizations	blogy/EPT USB-CPLD Development System CD/Projects. HDL/EPT_Transfer_Test/src/read_control_logic.v Verilog HDL File blogy/EPT USB-CPLD Development System CD/Projects. HDL/EPT_Transfer_Test/src/read_rest/src/read_rest/src/read_ blogy/EPT USB-CPLD Development System CD/Projects. HDL/EPT_Transfer_Test/src/rest/WireOR.v Verilog HDL File	Up
EDA Tool Settings Design Entry/Synthesis Simulation	blogy/EPT US8-CPLD Development System CD/Projects_HDU/EPT_Transfer_Text/src/EPT_570_AP_U2_Top.v Verilog HDL File blogy/EPT US8-CPLD Development System CD/Projects HDU/EPT_Transfer_Text/src/active_transfer librarvoam Verilog Quartus Map blogw/EPT US8-CPLD Development System CD/Projects HDU/EPT Transfer_Text/src/active_transfer librarvoam Verilog Quartus Map	
Formal Verification Board-Level Analysis & Synthesis Settings VHDL Input Verilog HDL Input Default Parameters Fitter Settings TimeQuest Timing Analyzer Assembler Design Assistant SignaTap II Logic Analyzer Logic Analyzer Interface PowerPlay Power Analyzer Settings SSN Analyzer	plogy/EP USA-CPLD Development System CD/Projects_PUD2PT_Instate_rest/src/active_transfercyem_Veniog Quartus Map plogy/EP US8-CPLD Development System CD/Projects_HDU/EPT_Transfer_Test/src/active_block.vgm Veniog Quartus Map plogy/EPT US8-CPLD Development System CD/Projects_HDU/EPT_Transfer_Test/src/active_block.vgm Veniog Quartus Map	P
	۲. III. III. III. III. III. III. III. I	

Click Ok then re-run the Compile process. After successful completion, the screen should look like the following:



Manual

🚳 Quartus II 64-Bit - C:/altera/12.1sp1/quartus/qdesigns/	/EPT_Transfer_Test/EPT_570_AP_U2_Top - EPT_570_AP_U2	_Тор		- 0	23
File Edit View Project Assignments Processing	g Tools Window Help 🐬			Search altera.com	٠
🗋 💕 🗐 🥔 👗 🖻 🖏 🤟 🖓 🖓 EPT_570_AP_	U2_Top 🔹 📝 🔮 🥔 💿	No	. 🕹 😻 👗 🔞 🗟		
Project Navigator 부 & ×	Compilation Report - EPT_570_AP_U2_Top	×			
Entity	Table of Contents 4	Flow Summary			
A MAX II: EPM570T100C5	Flow Summary	Flow Status	Successful - Wed Mar 13 22:00:		
▶ ₩ EPT_570_AP_U2_Top	Flow Settings Flow Non-Default Global Settings Flow Elapsed Time Flow OS Summary Flow Log	Quartus II 64-Bit Version Revision Name Top-level Entity Name Family Device	12.1 Build 243 01/31/2013 SP 1 : EPT_570_AP_U2_Top EPT_570_AP_U2_Top MAX II EPM570T100C5 Final	S Web callion	
	Analysis & Synthesis	Timing Models			
Herarchy Files J ^P Design Units J ^P Task Task Task Compile Design O P Analysis & Synthesis O P Partial Statement Construct D P Analysis & Synthesis O P P Analysis & Synthesis O P P Analysis & Synthesis O P P Analysis & Synthesis O	Quartus II	Total jois Total yins Total virtual pins UFM blocks	557 / 570 (98 %) 51 / 76 (67 %) 0 / 1 (0 %)		
✓ ▷ ➤ TimeQuest Timing Analysis 00 ✓ ▷ ➤ EDA Netlist Writer 00					
Program Device (Open Programmer)					
	×				
🕌 🖪 🙆 🖾 🌈 🤜 🔻 < <search>></search>	~				
[‡] Type ID Message					^
332102 Design is not fully cons					
Quartus II 64-Bit TimeQu	est Timing Analyzer was successful. 0	errors, 5 warnings			
Running Quartus II 64-Bi	Lt EDA Netlist Writer				
Command: quartus_edar	read_settings_files=offwrite_setting				
	_AP_U2_Top.vho" and "EPT_570_AP_U2_Top		tory "C:/altera/12.1sp	1/quartus/qdesig	ns
	etlist Writer was successful. 0 errors, tion was successful. 0 errors, 47 warni				
S 293000 Quartus 11 Full Compilat	.ion was successivi. U errors, 47 Warni	inga			*
System A Processing (134)	m				F
System Processing (134)				1000/	
				100% 00:00	.: 2 4

At this point the project has been successfully compiled, synthesized and a programming file has been produce. See the next section on how to program the CPLD.

4.1.2 Programming the CPLD


Programming the CPLD is quick and easy. All that is required is a standard USB cable with a Micro Type B connector on one end and the EPT_Blaster Driver DLL. Connect the UnoMax to the PC, open up Quartus Prime Lite , open the programmer tool, and click the Start button. To program the CPLD, follow the steps to install the USB Driver and the JTAG Driver Insert for Quartus Prime Lite.



Manual



If the project created in the previous sections is not open, open it. Click on the Programmer button.



The Programmer Window will open up with the programming file selected. Click on the Hardware Setup button in the upper left corner.



Manual

🐌 Programmer - C:/alt	era/12.1sp1/quartus/qde	signs/EPT_Transfer_T	[est/EPT_570_AP_I	J2_Top - EPT_S	570_AP_U2_To	p - [Chain	1.cdf]	_ 0	×
File Edit View P	rocessing Tools Wind	low Help 🐬					Search	altera.com	•
Hardware Setup	o Hardware		Mode: JTAG		▼ Pro	gress:			
Enable col time ISP	to allow background progra	mming (for MAX II and	MAX V devices)						
Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit
Stop									
Auto Detect									
🔀 Delete									
Add File									
Change File	•								+
Save File									
Add Device									
Up									
Down									

The Hardware Setup Window will open. In the "Available hardware items", double click on "EPT-Blaster v1.6b".

Hardware Settings JTAG Se Select a programming hardware	setup to use when prog		This programming
hardware setup applies only to t	he current programmer No Hardware	window.	
Available hardware items			
Hardware	Server	Port	Add Hardware
EPT-Blaster v1.3b	Local	MBUSB-0	Remove Hardware
			Close

If you successfully double clicked, the "Currently selected hardware:" dropdown box will show the "EPT-Blaster v1.6b".




Hardware Setup				
Hardware Settings	JTAG Settings			
Select a programming hardware setup appli				This programming
Currently selected ha Available hardware		ter v1.3b [MBI	JSB-0]	-
Hardware		Server	Port	Add Hardware
EPT-Blaster v1.3b		Local	MBUSB-0	Remove Hardware
				Close

Click on the Auto-Detect button. This will verify that the EPT-Blaster driver can connect with the 5M570 device.

e Edit View Pro	cessing Tools Win	dow Help 💎				S	earch altera	s.com	6
Hardware Setup	EPT-Blaster v1.3b [MBU	58-0] Mode:	JTAG	-	Progress:			-	_
Enable real-time ISP to	allow background progra	amming (for MAX II and MA	(V devices)						
⊯ ^t ≌ Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	
🗰 Stop									
Auto Detect									
💥 Delete									
🎽 Add File									
Ghange File									
Save File									-
Add Device									
1 ¹¹ Up									


Select the 5M570 under "Device".





Manual

Click on the "Change File" button and browse to the output_files folder.



Click on the EPT_5M57_AP_U2_Top.pof file to select it.


Name			
	Size Type		
EPT_570_AP_U2_Top.pof	14 KB pof F	File 3/13/2013 10:00:15 Pt	N
	EPT_570_AP_U2_Top.pof	T EPT_570_AP_U2_Top.pof 14 KB pof	14 KB pof File 3/13/2013 10:00:15 P

Click the Open button in the lower right corner.

Next, selet the checkbox under the "Program/Configure" of the Programmer Tool. The checkboxes for the CFM and UFM will be selected automatically.



Manual



Click on the Start button to to start programming the CPLD. The Progress bar will indicate the progress of programming.

e Luit view	Processing Tools Window Help 🕏						Search altera.com		
Hardware Setup.	• EPT-Blaster v1.3b [MBUS	de: JTAG	: JTAG -		6%				
] Enable real-time IS	P to allow background progra	mming (for MAX II and	MAX V devices)						
📲 Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	
과 Stop	output_files/EPT_570_A.	EPM570T100	002CD72E	FFFFFFF	V.				
Auto Detect	CFM				\checkmark				
Auto Detect	UFM				\checkmark				
💥 Delete									
Add File									
Change File	4								
Save File									-
Add Device									
1 ¹¹ Up									
	TDI								

When the programming is complete, the Progress bar will indicate success.



Manual

Hardware Setup	EPT-Blaste	er v 1.3b [MBUSB								
Enable real-time ISP			-0] Mode: JTAG 💌		Progress:	: 100% (Successful)				
	to allow bad	kground program	nming (for MAX II and M	IAX V devices)						
Mu Start		File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	
🕮 Stop	output_file	es/EPT_570_A	EPM570T100	002CD72E	FFFFFFF	V				
	CFM					V				
Auto Detect	UFM					V				
💢 Delete										
붤 Add File										
Change File	•									
Save File										-
Add Device										
1 ¹⁰ Up										
I-ob	TDI									

At this point, the UnoMax is programmed and ready for use. To test that the CPLD is properly programmed, bring up the Active Host Test Tool. Click on one of the LED's and verify that the LED selected lights up. Press one of the switches on the board and ensure that the switch is captured on the Active Host Test Tool. Now you are ready to write some code to transfer data between CPLD and PC.

5 Active Host Application


The Active Host SDK is provided as a dll which easily interfaces to application software written in C#, C++ or C. It runs on the PC and provides transparent connection from PC application code through the USB driver to the user CPLD code. The user code connects to "Endterms" in the Active Host dll. These host "Endterms" have complementary HDL "Endterms" in the Active Transfer Library. Users have seamless bi-directional communications at their disposal in the form of:

- Trigger Endterm
- Transfer Endterm
- Block Endterm

User code writes to the Endterms as function calls. Just include the address of the individual module (there are eight individually addressable modules of each Endterm). Immediately after writing to the selected Endterm, the value is received at the HDL Endterm in the CPLD. The Trigger Endterms are used as "switches". The user code can set a Trigger bit in the CPLD and cause an event to occur. The Transfer Endterm sends one byte to the CPLD. The Block Endterm sends a block of bytes. By using one of the Active Host Endterms, the user can create a dynamic, bi-directional, and configurable data transfer design.







5.1 Trigger EndTerm

The Trigger EndTerm is a software component that provides a direct path from the users application to the commensurate Trigger EndTerm in the CPLD. The Trigger has eight bits and is intended to be used to provide a switch at the opposite EndTerm. They are fast acting and are not stored or buffered by memory. When the user code sets a Trigger, it is immediately passed through to the opposite EndTerm via the USB driver. When receiving Trigger, the user application is required to respond to a callback from the Active Host dll.

5.2 Transfer(Byte) EndTerm

The Transfer EndTerm is a software component that provides a direct path from the users application to the commensurate Transfer EndTerm in the CPLD. It is used to transfer a byte to and from the CPLD. Eight separate Transfer EndTerm modules can be instantiated in the CPLD. Each module is addressed by the user application. Sending a byte is easy, just use the function call with the address and byte value. The byte is immediately sent to the corresponding EndTerm in the CPLD. Receiving a byte is just as easy, a callback function is registered at initialization. When the CPLD transmits a byte using its EndTerm, the callback function is called in the user application. The user code must store this byte in order to use it. The incoming Transfers are stored in a circular buffer in memory. This allows the user code to fetch the transfers with out losing bytes.

5.3 Block EndTerm

The Block EndTerm is a software component that provides a direct path from the users application to the commensurate Block EndTerm in the CPLD. The Block EndTerm is used to transfer a complete block to the CPLD. Block size is limited to 1 to 256 bytes. Eight separate Block EndTerm modules can be instantiated in the CPLD. Each module is addressed by the user application. Sending a block is easy, just use the function call with the address, block length, byte array. The block is buffered into a circular buffer in memory then transmitted via the USB bus to the Block EndTerm in the CPLD. Receiving a block is just as easy, a callback function is registered at initialization. When the CPLD transmits a block using its EndTerm, the callback function is called in the




Manual

user application. The incoming Transfers are stored in a circular buffer in memory. This allows the user code to fetch the transfers with out losing bytes.

5.4 Active Host DLL

The Active_Host DLL is designed to transfer data from the CPLD when it becomes available. The data will be stored into local memory of the PC, and an event will be triggered to inform the user code that data is available from the addressed module of the CPLD. This method of automatically moving data from the user code Endterm in the CPLD makes the data transfer transparent.



The data seamlessly appears in Host PC memory from the UnoMax. The user code will direct the data to a control such as a textbox on a Windows Form. The transparent receive transfer path is made possible by a Callback mechanism in the Active Host dll. The dll calls a registered callback function in the user code. The user code callback can be designed to generate any number of events to handle the received data.

The user application will access the CPLD by use of functions contained in the Active Host dll. The functions to access the CPLD are:

- EPT_AH_CloseDeviceByIndex()
- EPT_AH_CloseDeviceByName()
- EPT_AH_SendTrigger ()
- EPT_AH_SendByte ()
- EPT_AH_SendBlock ()
- EPT_AH_SendTransferControlByte()

5.4.1 Active Host Open Device

To use the library functions for data transfer and triggering, an Earth People Technology device must be opened. The first function called when the Windows Form loads up is the <project_name>_Load(). This function is called automatically upon the completion of the Windows Form, so there is no need to do anything to call it. Once this function is called, it in turn calls the ListDevices(). Use the function List Devices() to detect all EPT devices connected to the PC.



Manual

UnoMax CPLD Development System User

```
private void EPT_Transfer_Test_Load(object sender, System.EventArgs e)
   //String buffer
   String PortText = "";
   //Index registers
   int Index = 0, EPTgroupNumber = 0;
   // Call the List Devices function
   List<string> names = ComPortNames("0403", "6010");
   // Get a list of serial port names.
   string[] ports;
   ports = SerialPort.GetPortNames();
   if (names.Count > 0)
   {
       foreach (String port in ports)
       1
           //Compare port name with the found VID/PID
           //combinations. Add them to Matching port list
            //and comboDevList
            if (names.Contains(port))
            {
               MatchingComPortList[Index] = port;
               if (Index == 0)
                £
                    PortText = "EPT JTAG Blaster " + EPTgroupNumber;
                    Index++;
               }
               else
                {
                    PortText = "EPT Serial Communications " + EPTgroupNumber++;
                   Index++;
               3
                cmbDevList.Items.Add(PortText);
                }
            }
       3
       else
            MessageBox.Show("No EPT Devices found!");
        //SetButtonEnables_Close();
    }
```

The ListDevices() function calls the

```
ports = SerialPort.GetPortNames();
```

to determine the Serial devices attached to the PC. Next,

```
if (names.Contains(port))
```



Manual

is called inside a for loop to return the ASCII name of each Serial device attached to the PC. It will automatically populate the combo box, cmbDevList with all the EPT devices it finds.

cmbDevList.Items.Add(PortText);

The user will select the device from the drop down combo box. This can be seen when the Windows Form is opened and the cmbDevList combo box is populated with all the devices. The selected device will be stored as an index number in the variable device_index.

🖳 EPT_Transfer_Test		
l	~	Open
EPT JTAG Blaster 0 EPT Serial Communications	0	

In order to select the device, the user will click on the "Open" button which calls the

OpenSerialPort1()

function. The device_index is passed into the function. If the function is successful, the device name is displayed in the label, labelDeviceCnt. Next, the Open button is grayed out and the Close button is made active.



Manual

```
1 reference
public bool OpenSerialPort1()
ſ
    try
    {
        //Set the serial port parameters
        serialPort_AH.PortName = PortName;
        serialPort_AH.BaudRate = Convert.ToInt32(BaudRate);
        serialPort_AH.Parity = (Parity)Enum.Parse(typeof(Parity), vParity);
        serialPort_AH.DataBits = Convert.ToInt16(DataBits);
        serialPort_AH.StopBits = (StopBits)Enum.Parse(typeof(StopBits), StopBits);
        serialPort_AH.Handshake = (Handshake)Enum.Parse(typeof(Handshake), pHandshake);
        if (!serialPort_AH.IsOpen)
        ſ
            serialPort_AH.Open();
            btnOpenDevice.Enabled = false;
            btnCloseDevice.Enabled = true;
            //textBox1.ReadOnly = false;
            return true;
    3
    catch (Exception ex)
    {
        MessageBox.Show(ex.Message);
    }
    return false;
3
...
```

5.4.2 Active Host Triggers

The user application can send a trigger to the CPLD by using the EPT_AH_SendTrigger() function. First, open the EPT device to be used with OpenSerialPort1(). Call the function with the bit or bits to assert high on the trigger byte as the parameter. Then execute the function, the trigger bit or bits will momentarily assert high in the user code on the CPLD.

```
private void btnTrigger1_Click(object sender, EventArgs e)
{
    EPT_AH_SendTrigger((char) 1);
}
```

To detect a trigger from the CPLD, the user application must subscribe to the event created when the incoming trigger has arrived at the Read Callback function. The Read Callback must store the incoming trigger in a local variable. A switch statement is used to decode which event should be called to handle the incoming received data.

- TRIGGER_IN
- TRANSFER IN
- BLOCK_IN



Manual

```
public void EPT_AH_Receive(byte[] receiveBytes)
{
    uint c, a, p, l, index;
    //Compare first byte to the incoming message code
    string s = String.Empty;
    foreach (byte b in receiveBytes)
        s += String.Format("{0:x2}", (int)System.Convert.ToUInt32(b.ToString()));
       s += "\r\n";
    }
    //tbBlockRcv.AppendText(s);
    //this.Invoke(new MethodInvoker(delegate () { textBox1.AppendText(s); }));
    //Write the command into the EPTReceiveDevice
    c = (uint)receiveBytes[0];
    c = c & 0xf8;
    //Write the address into EPTReceiveDevice
    a = (uint)receiveBytes[0];
    a = a & 0x07;
    EPTReceiveDevice.Address = a;
    //Display Address to text box
    string r = String.Empty;
    r += String.Format("EPTReceiveDevice Address= {0:x2}", EPTReceiveDevice.Address);
    r.+= "\r\n";
    //this.Invoke(new MethodInvoker(delegate () { textBox1.AppendText(r); }));
    switch (c)
    {
        case 0xc8:
           //this.Invoke(new MethodInvoker(delegate () { textBox1.AppendText("Trigger Recieved\r\n"); }));
           EPTReceiveDevice.Command = TRIGGER_IN_COMMAND;
           break:
        case 0xd0:
           //this.Invoke(new MethodInvoker(delegate () { textBox1.AppendText("Transfer Byte Recieved\r\n"); }));
           EPTReceiveDevice.Command = TRANSFER_IN_COMMAND;
           break;
        case 0xe0:
           //this.Invoke(new MethodInvoker(delegate () { textBox1.AppendText("Block Recieved\r\n"); }));
           EPTReceiveDevice.Command = BLOCK_IN_COMMAND;
private void EPTParseReceive(object sender, System.EventArgs e)
{
     switch (EPTReceiveData.Command)
     {
           case TRIGGER OUT COMMAND:
                TriggerOutReceive();
                break;
           case TRANSFER OUT COMMAND:
                TransferOutReceive();
                break;
           case BLOCK_OUT_COMMAND:
                BLockOutReceive();
                break;
           default:
                break;
     }
}
```



Manual

The event handler function for the TRIGGER_IN's uses a switch statement to determine which trigger was asserted and what to do with it.

```
public void Receive_Trigger_In(object sender, EventArgs e)
{
    switch (ept_data.Payload)
    {
        case 0x01:
            lLableSwitch1.Text = "Switch 1\n Pressed";
            break;
        case 0x02:
            lLableSwitch2.Text = "Switch 2\n Pressed";
            break;
        case 0x04:
            lLableSwitch1.Text = "";
            lLableSwitch2.Text = "";
            sereak;
        }
    }
}
```

The receive callback method is complex, however, Earth People Technology has created several projects which implement callbacks. Any part of these sample projects can copied and pasted into a user's project.

5.4.3 Active Host Byte Transfers

The Active Host Byte Transfer EndTerm is designed to send/receive one byte to/from the EPT Device. To send a byte to the Device, the appropriate address must be selected for the Transfer module in the CPLD. Up to eight modules can be instantiated in the user code on the CPLD. Each module has its own address.

```
private void btnWriteByte_Click(object sender, EventArgs e)
{
    int ibyte, address_to_device;
    ibyte = Convert.ToInt32(tbNumBytes.Text);
    address_to_device = Convert.ToInt32(tbAddress.Text);
    EPT_AH_SendByte(address_to_device, (char)ibyte);
}
```

Use the function EPT_AH_SendByte() to send a byte the selected module. First, open the EPT device to be used with OpenSerialPort1(). Then add the address of the transfer module as the first parameter of the EPT_AH_SendByte() function. Enter the byte to be transferred in the second parameter. Then execute the function, the byte will appear in the ports of the Active Transfer module in the user code on the CPLD.

To transfer data from the CPLD Device, a polling technique is used. This polling technique is because the Bulk Transfer USB is a Host initiated bus. The Device will not transfer any bytes until the Host commands it to. If the Device has data to send to the



Manual

Host in an asynchronous manner (meaning the Host did not command the Device to send data), the Host must periodically check the Device for data in it's transmit FIFO. If data exists, the Host will command the Device to send it's data. The received data is then stored into local memory and register bits are set that will indicate data has been received from a particular address.

To receive a byte transfer from the Active host dll, user code must subscribe to the event created when the incoming byte transfer has arrived at the Read Callback function. The Read Callback must store the incoming transfer payload and module address in a local memory block. A switch statement is used to decode which event should be called to handle the incoming received data. The event handler function will check for any bytes read for that address.

```
private void EPTParseReceive(object sender, System.EventArgs e)
 ł
     switch (EPTReceiveData.Command)
     {
          case TRIGGER_OUT_COMMAND:
              TriggerOutReceive();
              break:
          case TRANSFER_OUT_COMMAND:
              TransferOutReceive();
              break;
         case BLOCK_OUT_COMMAND:
              BLockOutReceive();
              break:
         default:
              break:
     }
 }
The EventHandler function EPTParseReceive() is called by the Read function. The
EPTParseReceive() function will examine the command of the incoming byte transfer
and determine which receive function to call.
```

```
public void TransferOutReceive()
{
    string WriteRcvChar = "";
    WriteRcvChar = String.Format("{0}", (int)EPTReceiveData.Payload);
    tbDataBytes.AppendText(WriteRcvChar + ' ');
    tbAddress.Text = String.Format("{0:x2}", (uint)System.Convert.ToUInt32(EPTReceiveData.Address.ToString()
}
```

For our example project, the TransferOutReceive() function writes the Transfer byte received to a text block. The receive callback method is complex, however, Earth People Technology has created several projects which implement callbacks. Any part of these sample projects can copied and pasted into a user's project.



Manual

5.4.4 Active Host Block Transfers

The Active Host Block Transfer is designed to transfer blocks of data between Host and CPLD and vice versa through the Block EndTerm. This allows buffers of data to be transferred with a minimal amount of code. The Active Host Block module (in the User Code) is addressable, so up to eight individual modules can be instantiated and separately addressed. The length of the block to be transferred must also be specified. The Block EndTerm is limited to 1 to 256 bytes.

To send a block, first, open the EPT device to be used with

EPT_AH_OpenDeviceByIndex(). Next, use the EPT_AH_SendBlock() function to send the block. Add the address of the transfer module as the first parameter. Next, place the pointer to the buffer in the second parameter of EPT_AH_SendBlock(). Add the length of the buffer as the third parameter. Then execute the function, the entire buffer will be transferred to the USB chip. The data is available at the port of the Active Block module in the user code on the CPLD.

```
public unsafe void BlockCompare(object data)
ł
    int BlockAddress = (int)data;
   byte[] cBuf = new Byte[device[BlockAddress].Length];
    if ((device[BlockAddress].Repititions > 0) &
        !device[BlockAddress].TransferPending & !BlockTransferStop)
    {
        device[BlockAddress].TransferPending = true;
        Buffer.BlockCopy(block_8_in_payload, 0, cBuf, 0,
            device[BlockAddress].Length);
        fixed (byte* pBuf = cBuf)
        {
          EPT AH SendBlock(device[BlockAddress].Address,
                           (void*)pBuf, (uint)device[BlockAddress].Length);
        }
        Thread.Sleep(1);
        EPT AH_SendTransferControlByte((char)2, (char)2);
        Thread.Sleep(1);
        EPT_AH_SendTrigger((char)128);
        Thread.Sleep(1);
        EPT AH SendTransferControlByte((char)2, (char)0);
        if (BlockTransferInfinite)
            device[BlockAddress].Repititions = 1;
        else
            device[BlockAddress].Repititions--;
    }
}
```



Manual

To receive a block transfer from the CPLD Device, a polling technique is used by the Active Host dll. This is because the Bulk Transfer USB is a Host initiated bus. The Device will not transfer any bytes until the Host commands it to. If the Device has data to send to the Host in an asynchronous manner (meaning the Host did not command the Device to send data), the Host must periodically check the Device for data in its transmit FIFO. If data exists, the Host will command the Device to send its data. The received data is then stored into local memory and register bits are set that will indicate data has been received from a particular address. The receive callback function is then called from the Active Host dll. This function start a thread to do something with the block data.

To receive a byte transfer from the callback function, user code must subscribe to the event created when the incoming byte transfer has arrived at the Read Callback function. The Read Callback must store the incoming transfer payload and module address in a local memory block. A switch statement is used to decode which event should be called to handle the incoming received data. The event handler function will check for any bytes read for that address.

```
private void EPTParseReceive(object sender, System.EventArgs e)
{
    switch (EPTReceiveData.Command)
    {
        case TRIGGER_OUT_COMMAND:
            TriggerOutReceive();
            break;
        case TRANSFER_OUT_COMMAND:
            TransferOutReceive();
            break;
        case BLOCK_OUT_COMMAND:
            BLockOutReceive();
            break;
        default:
            break;
    }
}
```

The EPTParseReceive() function will examine the command of the incoming byte transfer and determine which receive function to call.



Manual

```
public void Receive Block In(object sender, EventArgs e)
{
   device[ept_data.Address].TransferPending = false;
    Thread.Sleep(5);
    if (device[ept_data.Address].ContinuosCountTest == false)
    ł
        Thread t = new Thread(new ParameterizedThreadStart(BlockCompare));
       t.Start(ept data.Address);
    }
    if
       (device[ept data.Address].Repititions == 0)
    {
        Thread u = new Thread(new ParameterizedThreadStart(Display Block In));
       u.Start(BlockCount);
    }
    else if (BlockTransferInfinite | device[ept_data.Address].ContinuosCountTest)
    {
        if ((BlockCount % 100) == 0)
        ſ
            Thread u = new Thread(new ParameterizedThreadStart(Display Block In));
            u.Start(BlockCount);
        }
   }
}
```

For our example project, the Receive_Block_In() function writes the Transfer block received to a text block. Assembling, Building, and Executing a .NET Project on the PC The Active Host Application DLL is used to build a custom standalone executable on the PC that can perform Triggers and Transfer data to/from the UnoMax. A standalone project can be range from a simple program to display and send data from the user to/from the CPLD. Or it can more complex to include receiving data, processing it, and start or end a process on the CPLD. This section will outline the procedures to take an example project and Assemble it, Build it, and Execute it.

This guide will focus on writing a Windows Forms application using the C# language for the Microsoft Visual Studio with .NET Framework. This is due to the idea that beginners can write effective Windows applications with the C# .NET Framework. They can focus on a subset of the language which is very similar to the C language. Anything that deviates from the subset of the C language, such as events and controls, will be explained as the explanation progresses. Any language can be used with the Active Host Application DLL.

5.5 Creating a Project

Once the application is installed, open it up. Click on File->New Project.



Manual

📴 м	icrosoft Visual C# 2010 Express		
File	Edit View Debug Tools	Window Help	
67	New Project	Ctrl+Shift+N	🙋 tooltip 🔹 🗟 🗸 🔁 🔁 🚽
đ	Open Project	Ctrl+Shift+O	
2	Open File	Ctrl+O	
	Close		
đ	Close Solution		
	Save Selected Items	Ctrl+S	
	Save Selected Items As		
9	Save All	Ctrl+Shift+S	
	Export Template		
	Page Setup		
3	Print	Ctrl+P	
	Recent Files	•	
	Recent Projects and Solutions	•	
	Exit	Alt+F4	- ↓ ×
	R 4 B 🔨 🗞 🗠		
			A
	4		·
	* 🙀 Error List 🖳 Find Results		•
Read	······		
Read	y		

At the New Project window, select the Windows Forms Application. Then, at the Name: box, type in EPT_Transfer_Test

Recent Templates	Sort by:	Default -	II III	Search Installed Templates
nstalled Templates	_d	Windows Forms Application	Visual C#	Type: Visual C#
Visual C#				A project for creating an application with a Windows Forms user interface
Online Templates		WPF Application	Windows Forms Application Isual C#	Windows Forms user interface
		Console Application	Visual C#	
	C #	Class Library	Visual C#	
	°C#	WPF Browser Application	Visual C#	
	C≇	Empty Project	Visual C#	
Name: EPT	[_Transfer_Test			

The project creation is complete.



Manual

	PT_Transfer_Test - Microsoft Visual C# 2010 Express				_ • ×
File	Edit View Project Debug Data Tools Win	ndow Help			
8	🔸 - 🕫 - 🕫 🔊 🕼 🐛 🐛 🐛 🛀 - 😢 -	🖄 tooltip	- 🝕 😤 🎾 🔜 💐 🖕		
4	二日を当 中や日 弓臼踞徳	많 않 많 응 於 않 !	야 단 문 식 왕, 등 -		
a 1	Solution Explorer 🔷 🤻 🕂 🗙	Form1.cs [Design] ×		 Properties 	- ₽ ×
Data	🕞 🔯 🗷	2		EPT_Transfer_Test	Project Properties •
	Solution 'EPT_Transfer_Test' (1 project)	🛃 Form1		20 21 🖂	
Database Explorer	 J [PT]Tansfer_[est B Popetie B Forences B Forences C FormLcs C Program.cs 		2	Project File	EPT_Transfer_Test.csproj
	🖏 Solution Explorer 🗟 Class View				
	Find Results			- a ×	
	Find Results			• # X	
	د کر Error List این Find Results			 Project File The name of the file 	containing build,
				igorotori ono i	
Rea					

Save the project, go to File->Save as, browse to a folder to create EPT_Transfer_Test folder. The default location is c:\Users\<Users Name>\documents\visual studio 2010\Projects.


Project Location			×
🕞 🕞 🗢 📕 « Earth People Technology 🔸 EPT_T	ansfer_Test EPT_Transfer_Test	✓ ⁴ → Search EPT_Tran	sfer_Test 👂
Organize 🔻 New folder) • •
ActiveHost_1.0.0.6	 Name 	Date modified	Туре
ActiveHost_1.0.0.7			
Boards		No items match your search.	
EPT_570_AP_Active_Transfer			
EPT_570_AP_Data_Collector			
EPT_FT201X_Interface			
EPT_FT2232_Interface	-		
EPT_FT2232H_JTAG			
EPT_FT2232H_SVF_Programmer			
EPT_FT2232H_USBTransfer			
4 퉲 EPT_Transfer_Test			
EPT_Transfer_Test			
Image: Barbary Barb			
B HSP_FT2232H_SPI			•
· · · · · · · · · · · · · · · · · · ·			
Folder: EPT_Transfer_Test			
		Select Folder	Cancel

5.5.1 Setting up the C# Express Environment x64 bit

The project environment must be set up correctly in order to produce an application that runs correctly on the target platform. If your system supports 64 bit operation, perform the following steps. Otherwise if your system is 32 bit skip to the Section, Assembling Files into the Project. Visual C# Express defaults to 32 bit operation. If you are unsure if your system supports, you can check it by going to Start->Control Panel->System and Security->System








Check under System\System type:



	-	A general little	- 0 ×
🚱 🗢 🛃 🕨 Control Panel 🕨	System and Security + System	✓ 4y Search Contro	I Panel 🔎
Control Panel Home	View basic information	n about your computer	•
🛞 Device Manager	Windows edition		
🛞 Remote settings	Windows 7 Home Premium		
System protection	Copyright © 2009 Micros	oft Corporation. All rights reserved.	
Advanced system settings	Service Pack 1 Get more features with a r	new edition of Windows 7	
	System		
	Manufacturer:	Gateway	
	Model:	SX2370	
	Rating:	5.7 Windows Experience Index	•
	Processor:	AMD A8-3820 APU with Radeon(tm) HD Graphics 2.50 GHz	Gateway.
	Installed memory (RAM)	6.00 GB (5.71 GB usable)	
	System type:	64-bit Operating System	
	Pen and rouch.	No Perror Touch input is available for this Display	
	Gateway support		
	Website:	Online support	
	Computer name, domain, an	d workgroup settings	
	Computer name:	Gateway-DkTp-A8	Change settings
See also	Full computer name:	Gateway-DkTp-A8	
Action Center	Computer description:		
Windows Update	Workgroup:	WORKGROUP	
Performance Information and Tools	Windows activation		
	Windows is activated		and the second second

First, we need tell C# Express to produce 64 bit code if we are running on a x64 platform. Go to Tools->Settings and select Expert Settings



Go to Tools->Options, locate the "Show all settings" check box. Check the box.



Manual

Options	? 💌
Environment General Fonts and Colors Keyboard	Recent files items shown in Window menu 10 items shown in recently used lists
 ▶ Text Editor ▶ Debugging 	Visual experience Visual experience Visual experience Visual experience Visual Studio is currently using hardware-accelerated rendering. The visual experience settings automatically change based on system capabilities.
Show all settings	V Show status bar V Close button affects active tool window only Auto Hide button affects active tool window only Restore File Associations OK Cancel


In the window on the left, go to "Projects and Solutions". Locate the "Show advanced build configurations" check box. Check the box.

> Environment Projects location: > Projects and Solutions c:\users\nelsonstrfgr\documents\visual studio 2010\Projects General User project templates location: Build and Run C:\users\nelsonstrfgr\documents\visual studio 2010\Templates\ProjectTemp > Text Editor c:\users\nelsonstrfgr\documents\visual studio 2010\Templates\ProjectTemp > Debugging User item templates location: > Database Tools c:\users\nelsonstrfgr\documents\visual studio 2010\Templates\ItemTemplate > Text Templating	Options	8 X
 Windows Forms Designer Always show Error List if build finishes with errors Track Active Reemon Solution Evaluation Show advanced build configurations Always show solution Save new projects when created Warn user when the project location is not trusted Show Output window when build starts Prompt for symbolic renaming when renaming files 	 Projects and Solutions General Build and Run Text Editor Debugging Database Tools Text Templating 	C.\users\nelsonstrfgr\documents\visual studio 2010\Projects User project templates location: C.\users\nelsonstrfgr\documents\visual studio 2010\Templates\ProjectTemp User item templates location: C.\users\nelsonstrfgr\documents\visual studio 2010\Templates\ItemTemplate User item templates location: C.\users\nelsonstrfgr\documents\visual studio 2010\Templates\ItemTemplat User item templates\Users Valways show Error List if build finishes with errors Track Active Item in Solution Evplorer V Show advanced build configurations Valways show volution Save new projects when created Varn user when the project location is not trusted Show Output window when build starts
Show all settings OK Cancel	Show all settings	OK Cancel

Go to Build->Configuration Manager.



Manual



In the Configuration Manager window, locate the "Active solution platform:" label, select "New" from the drop down box.

onfiguration Manager			? ×
Active solution configuration:		Active solution platform:	
Debug	•	x86	•
Project contexts (check the proje	ect configurations to build or de	x86	
Project	Configuration	<edit></edit>	
EPT_Transfer_Test	Debug	▼ x86	▼
			Close

In the New Solution Platform window, click on the drop down box under "Type or select the new platform:". Select "x64".



Manual

Configuration Manager			2 X
Active solution configurat	tion:	Active solution platform: x86	•
Project contexts (check th	e project configurations to build or d	eploy):	
Project EPT_Transfer_Test	New Solution Platform Type or select the new platfi Any CPU Any CPU Itanium x64 Create new project platfo		Build
			Close

Click the Ok button. Verify that the "Active Solution Platform" and the "Platform" tab are both showing "x64".

Configuration Manager		\frown	? ×
Active solution configuration:	/	Active solution platform:	
Release		x64	•
Project contexts (check the project	ct configurations to build or dep	loy):	
Project	Configuration	Platform	Build
EPT_Transfer_Test	Release	▼ x64	▼
			Class
			Close

Also, select "Release" under "Active solution configuration". Click Close. Then, using the Solution Explorer, you can right click on the project, select Properties and click on the Build tab on the right of the properties window.



Manual

Verify

	ft Visual C# 2010 Express			
File Edit View Project	uild Debug Data Tools	Window Help		
i 🛅 🛅 • 💕 📓 🥥 👗) 🔁 🔊 - 🔍 - 📮 🗉	Release 🔹 x64	•	
単	비를 웬 路 德 [🗠 많 !	맞 몇│ 올 찾 랆 랴│ 판] F] % % 3 -	
Solution Explorer	▼ # × Form1	cs [Design] 🗙		
7 🖻 🖗 🖻				
Image: Solution 'EPT_Transf	r_Test' (1 project)	Form1		
EPT_Transfer_Te				
	Build			
▷ Image: Properties ○ Image: Properies	Rebuild Publish			
Program.cs				
12	Add	•		
	Add Reference		þ	
	Add Service Reference			
	Set as StartUp Project			
	Debug	•		
	K Cut	Ctrl+X		
	Paste	Ctrl+V		
	× Remove	Del		
	Rename		0	
	Properties	Alt+Enter		
e "Platform:" lal	el has "Active		d from the dr	op down b
EPT_Transfer_Test - Microsoft Visual C# 201 File Edit View Project Build Debug	el has "Active Egres: ata Tools Window Help	(x64)" selecte	_	
EPT_Transfer_Test - Microsoft Visual C# 201 File Edit View Project Build Debug	el has "Active Exprese en Ecol Window Help en El Di P Relesse 1 164	(x64)" selecte	_	
EPT_Transfer_Test - Microsoft Visual C# 201 File Edit View Project Build Debug	el has "Active Expres ata Tools Window Help Release not Ref Triander Text X formLos [Des	(x64)" selecte	_	
EPT_Transfer_Test - Microsoft Visual C# 201 File Edit View Project Build Debug Solution Explorer Solution Explorer Solution PET_Transfer_Test' (L proje Solution PET_Transfer_Test' (L proje	el has "Active Express ata Tools Window Help P Release 164 Application Configuratio	(x64)" selecter • @ EPT_570.AP.D	_	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Epiptere Solution Epiptere Solution EPT_Transfer_Test () proje Solution EPT_Transfer_Test P Properties P References	el has "Active Express at Tools Window Help - Car P Release - 164 EPT_Transfer_Test" FormLoc (Dest Application Configuratio Build Consult	(x64)" selecter • @ EPT_570.AP.D	ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C# 201 File Edit View Project Build Debug Solution Explorer Solution Explorer Solution PET_Transfer_Test' (L proje Solution PET_Transfer_Test' (L proje	el has "Active Esprese ta Tools Window Help Release of P Release of P	(x64)" selecter • @ EPT_570.AP.D	ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Explorer Solution Explorer	el has "Active Espres tat Tools Window Help	(x64)" selecter . (x64)" ept_50_AP_D . (Active (Release) (Platfor page of the second secon	ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Explorer Solution Explorer	el has "Active Expres: at Tools Window Help at Tools Window Help	(x64)" selecte - Content (x64)" (Platon (x64) (x76) (ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Explorer Solution Explorer	el has "Active Esprese ata Tools Window Help Pelese of the second Pelese of the second Build Configuratio Build General Debug Resources Settings Allow	(x64)" selecter . (x64)" ept_50_AP_D . (Active (Release) (Platfor page of the second secon	ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Explorer Solution Explorer	el has "Active Esprese ata Tools Window Help Pelese of the second Pelese of the second Build Configuratio Build General Debug Resources Settings Allow	(x64)" selecte • • • EPT_570 AP_0 pal n: Active (Release) • Platfor pal compilation symbols: te DEBUG constant te TRACE constant unsafe code	ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Explorer Solution Explorer	el has "Active Erres ta Tools Window Help Configuration Prigrander Test * FormLoc (Des Build Events Debug Resources Settings Settings Settings Errors and w Security Warning	(x64)" selecte (x64)" http://www.com/com/com/com/com/com/com/com/com/com/	ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Explorer Solution Explorer	el has "Active Epresa ata Tools Window Help tata Tools Window Help Configuratio Pelese 564 Application Configuratio Build General Debug Configuratio Build Vents Configuratio Build General Debug Configuratio Build General Debug Configuratio Build General Debug Configuratio Build General Configuratio Defin Security Copin Signing Errors and w Security Warning Publish Suppress	(x64)" selected PT_570.AP_D gol r: Active (Release) Pt_570 pt for r: Active (Release) Pt for r: Active (Release) Pt for rise CBBUG constant te TRACE constant	ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Explorer Solution Explorer	el has "Active Express ta Tools Window Help Release of the second Print Transfer Test Pornil of Uperson Build Build General Debug Resources Debug Resources Debug Resources Defin Signing Security Publish Suppress Trest warning	(x64)'' selecter (x64)'' selecter prof re Active (Release) full re DEBUG constant te TRACE constant te TRACE constant te TRACE constant se roots ge as errors	ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Explorer Solution Explorer	eel has "Active Expres: tat Tools Window Help tat Tools Window He	(x64)'' selecter (x64)'' selecter prof re Active (Release) full re DEBUG constant te TRACE constant te TRACE constant te TRACE constant se roots ge as errors	ata_Collector - 🖓 🖻 한 🏷 🗃	
EPT_Transfer_Test - Microsoft Visual C4 201 File Edit View Project Build Debug Solution Explorer Solution Explorer	el has "Active Express Express Pretexs state Pretexs state Pre	(x64)'' selecter (x64)'' selecter prof re Active (Release) full re DEBUG constant te TRACE constant te TRACE constant te TRACE constant se roots ge as errors	ata_Collector - 🖓 🖻 한 🏷 🗃	

Click on the Save All button on the tool bar. The project environment is now setup and ready for the project files. Close the Project.

5.6 Assembling Files into the Project

Locate the EPT USB-CPLD Development System CD installed on your PC. Browse to the EPT_Transfer_Test folder where the Project files reside (choose either the 32 bit or 64 bit version, depending on whether your OS is 32 or 64 bit), copy the*.cs files, and install them in the top level folder of your EPT_Transfer_Test project.



Manual


Organize ▼ Include in library ▼ Share with ▼	Burn	New folder			
	E	Name bin bin bij Properties EPT_transfer_Test.csproj EPT_transfer_Test.csproj.user Form1.cs Form1.cs Form1.cs Form1.cs Form1.cs Form1.cs Form1.cs Form1.cs Form1.cs Form1.cs Form1.cs	Date modified 3/2/2013 11:29 PM 3/2/2013 11:29 PM 3/2/2013 11:29 PM 3/2/2013 11:28 PM 2/7/2013 11:28 PM 2/7/2013 11:26 PM 2/7/2013 11:36 PM 2/7/2013 11:36 PM 2/7/2013 11:34 PM	Type File folder File folder Visual C# Source f Visual C# Project f Visual Studio Proj Visual C# Source f NET Managed Re Visual C# Source f	5ize 7 KB 5 KB 1 KB 19 KB 36 KB 6 KB 1 KB

5.6.1 Changing Project Name

NOTE

If you named your project something other than EPT_Transfer_Test, you will have to make changes to the *.cs files above. This is because Visual C# Express links the project files and program files together. These chages can be made by modifying the following:

- 1. Change namespace of Form1.cs to new project name.
- 2. Change class of Form1.cs to new project name.
- 3. Change constructor of Form1.cs to new project name.



4. Change EPT_Transfer_Test_Load of Form1.cs to new <project name>_Load




Manual

UnoMax CPLD Development System User



- 5. Change namespace of Form1.Designer.cs to new project name.
- 6. Change clase of Form1.Designer.cs to new project name.




- 7. Change the this.Name and this.Text in Form1Designer.cs to new project name.
- 8. Change this.Load in Form1Designer.cs to include new project name.



- 9. Change namespace in Program.cs to new project name
- 10. Change Application.Run() in Program .cs to new projectname.



Manual



5.6.2 Add Files to Project

Open the EPT_Transfer_Test project. Right click on the project in the Solutions Explorer. Select Add->Existing Item.

File Edit View	Project Bui	d Debug Data	Tools \	Vindow Help				
i 🋅 🖭 🕶 💕 🔒	🛃 👗 🗈	1 9-0-	JE = E.	Release		х б4	- 🖄	EP
[単一臣 후 레	<u>- 11</u> -0} <u>-11</u>	帚 印 昭 神	000 ↔ →	₽ ₽ 움 붉	8* 8	* % 4	1 =	
🎋 Solution Explor	er	▼ ₽>	Form1.	:s [Design] 🛛 🗙				
हु 🔚 📑 💽								
		Test' (1 project)		Form1			8	
🔤 🔺 📴 EPT_1	ransfer_	Build						
	operties 🔛	Rebuild						
S ⊳ 📰 Fo	orm1.cs	Publish						
Data Sources	ogram.c	Add		•	8.1	New Item	Ctrl+Shift+A	
		Add Reference				Existing Item	Shift+Alt+A	
		Add Service Refe	ence			New Folder	Shirt-Alt-A	_
		Set as StartUp Pro	piect			Windows Form		-
		Debug	Juli	•		User Control		
	×	Cut		Ctrl+X		Class	Shift+Alt+C	-
	18.	Paste		Ctrl+V		Class	Shirt+Ait+C	
	×	Remove		Del				
		Rename						
	E	Properties		Alt+Enter		0	0	
				211021				


Browse to the EPT_Transfer_Test project folder and select the active_transfer_xx.cs file (choose either the 32 bit or 64 bit version, depending on whether your OS is 32 or 64 bit). Click Add.



Manual

EPT_Transfer_Test - Microsoft Visual C# 2010 Express			- • ×
File Edit View Project Debug Data Tools Window	Help		
📜 i 🔁 🖬 • 😂 📓 😹 山 山 出 🖬 👘 i 👘 🔛	tooltip - 💀 🕾 😣 🚽		
es Solution Explorer * 4 × Form1.cs ×			Properties - 🛛 🗙
			and another Les
me Solution 'EPT_Transfer_Test' (1 project)	Add Existing Item - EPT_Transfer_Test		-X- IBICI_IC
🚆 🖌 📝 EPT_Transfer_Test us:	CONTRACTOR OF CO		P EPT_Transf
C b C Properties US	Organize New folder		C:\Users\N
A S Form1 cs	Organize • New folder	900 •	
Form1.Designer.cs	Microsoft Visual C# 2010 Express	Name	Date m
Form1.resx	Projects	👗 bin	8/24/20
Program.cs		🔉 obj	8/24/20
	🚖 Favorites	Properties	8/24/20
ce	E Desktop	active_transfer.cs	9/16/20
: 0 -	Je Downloads	Form1.cs	9/17/20
to	💔 Dropbox	Form1.Designer.cs	9/17/20
an Sa	Secent Places	Form1.resx	9/17/20
		Program.cs	8/22/20
Solution Explorer Class View 100 %	🕞 Libraries		
	541		
Error List	🔣 Homegroup		
34 Errors 👔 0 Warnings 👔 0 Messages	Computer + 4		
Description	1 Computer		
3 The name 'm_hPort' does not exist in the current in the curre	File name: active_transfer.cs	 Visual C# Files (*.cs;*.resic*.se 	tti 🔻
3 2 The name 'fContinue' does not exist in the current		Add 🔫 Cance	4
O 3 The name 'FT_Close' does not exist in the current			
A The name 'm_hPort' does not exist in the current com The name 'm_hPort' does not exist in the current com	ntext Form1.cs 55	17 EPT Transfer Test +	The name of the
Go 5 The name 'm_hPort' does not exist in the current cor Control in the current cor	Trext FormLCS 55	17 EPT_Transfer_Test +	file containing b
BCT			
Vis			

In the C# Express Solution Explorer, you should be able to browse the files by clicking on them. There should be no errors noted in the Error List box.





Manual

5.6.3 Adding Controls to the Project

Although, the C# language is very similar to C Code, there are a few major differences. The first is C# .NET environment is event based. A second is C# utilizes classes. This guide will keep the details of these items hidden to keep things simple. However, a brief introduction to events and classes will allow the beginner to create effective programs.

Event based programming means the software responds to events created by the user, a timer event, external events such as serial communication into PC, internal events such as the OS, or other events. The events we are concerned with for our example program are user events and the timer event. The user events occur when the user clicks on a button on the Windows Form or selects a radio button. We will add a button to our example program to show how the button adds an event to the Windows Form and a function that gets executed when the event occurs.

The easiest way to add a button to a form is to double click the Form1.cs in the Solution Explorer. Click on the 3 button to launch the Toolbox.

🕮 EPT_Transfer_Test - Microsoft Visual C# 2010 Express	
File Edit View Project Debug Data Tools Window Help	
🗄 🛅 🖼 🕶 🚰 🛃 🐇 🖦 🛍 🔄 = 🔍 = 🕨 🞯 tooltip 💿 🔹 🖓 😥 🔜 💂	
神 臣 今 山 西 山 岡 御 四 路 陳 四 歌 ま 西 昭 西 田 西 昭 郎 -	
	Toolbox
Image: Solution 'EPT_Transfer_Test' (1 project) Image: Solution 'EPT_Transfer_Test' (1 project) Image: Solution 'EPT_Transfer_Test' Image: Solution 'EPT_Transfer Solution '	Common Controls Pointer Button CheckBox ComboBox DateTimePicker A Label Listel Listel ListView MaskedTextBox MonthCalendar
 ✓ III → ✓ Solution Explorer Strew 	Notifylcon NumericUpDown PictureBox ProgressBar AsdiaButton
Error List	- ∓ ×
O Errors 1 1 2 Warnings 1 0 0 Messages	
Description File Line	Column Project
🔀 Error List 🖳 Find Results Ready	a

Locate the button on the Toolbox, grab and drag the button onto the Form1.cs [Design] and drop it near the top.



Manual

EPT_Transfer_Test - Microsoft V	/isual C# 2010 Express				· · · · · ·			_ _ X
File Edit View Project Debu	ug Data Format To	ols Window Help	p					
i 🛅 🖽 • 💕 🔙 🥔 🔏 🕩	🖺 🔊 • (° •) 🕨	🖄 tooltip		🔩 🖀 🌫 🛃 🖕				
	昆 한 臣 尊 며 번	말 말 많 응 붉	음: 음: [94 94 (📑 🖕				
Solution Explorer	₹ ┦ × Form1.	cs* Form1.Desig	gner.cs* Form1	.cs [Design]* × active_	transfer.cs	•	Toolbox ▶ All Windov	vs Forms
Solution 'EPT_Transfer_T Solution 'EPT_Transfer_Tet Poperties References Active_transfer.cs Form1.cs Form1.cs Form1.cs Pogram.cs	ner.cs	Active Host	Close	(Number Serial Description	н	Com Com Date A Labe Link Link	ter E on ckBox ckedListBox nboBox TimePicker el Label Box
		Send Byte 255 A Receive Byte	ddress 2			Ŧ	Mor Noti	kedTextBox hthCalendar fyIcon nericUpDown
٠ m								ureBox
🖏 Solution Explorer 🏼 😤 Cla	iss View						-	gressBar Rutton
Error List								▼ ╄ ×
3 0 Errors 1 🔥 2 Warnings	s 🛛 🚺 0 Messages							
Description					File	Line	Column	Project
📸 Error List 🗮 Find Result:	5							
Ready								

Go to the Properties box and locate the (Name) cell. Change the name to "btnOpenDevice". Locate the Text cell, and change the name to Open.



Manual

EPT_Transfer_Test - Microsoft Visual C# 2010 Express		
File Edit View Project Debug Data Format Tools Window Help		
: 🛅 🔠 🕶 💕 🛃 🥔 3 🐁 🖄 9 🔸 🖓 - 10 - 1 🕨 20 tooltip 💿 - 1 🖏 🕾 🐑 🔜 🖕		
[尊] [[후 태] 표 해 파 [雪 加 服 章] 해 많 않 않 않 않 [편 문] /한 81 쿱 *		
📲 Solution Explorer 🔹 🕂 🗶 Form1.cs* Form1.Designer.cs* Form1.cs [Design]* 🗙 active_transf	er.cs 👻	Toolbox – 🕂 🗙
Image: Solution 'EPT_Transfer_Test' (1 project) Image: Solution 'EPT_Transfer_Test' (1 project) Image: Solution 'EPT_Transfer_Test' Image: Solution 'EPT_		All Windows Forms Common Controls Pointer Button CheckBox
Cose Cose Cose Cose Cose Cose Cose Cose		CheckedListBox ComboBox DateTimePicker Label ListBox ListBox ListView MaskedTextBox MonthCalendar NotifyIcon NumericUpDown CiptureBox CiptureBox
< ►		ProgressBar
🖏 Solution Explorer 💐 Class View		PadiaPutton
Error List		- ↓ ×
② 0 Errors 1 ▲ 2 Warnings 0 Messages	^	Column Project
Description	Line	Column Project
🔀 Error List 🐺 Find Results Ready		<u>,</u> ∰2×4:

Double click on the Open button. The C# Explorer will automatically switch to the Form1.cs code view. The callback function will be inserted with the name of the button along with "_click" appended to it. The parameter list includes (object sender, System.EventArgs e). These two additions are required for the callback function to initiate when the "click" event occurs.

Private void btnOpenDevice_click(object sender, System.EventArgs e)

There is one more addition to the project files. Double click on the Form1.Designer.cs file in the Solution Explorer. Locate the following section of code.

```
//
// btnOpenDevice
//
this.btnOpenDevice.Location = new System.Drawing.Point(240, 13);
this.btnOpenDevice.Name = "btnOpenDevice";
this.btnOpenDevice.Size = new System.Drawing.Size(50, 23);
this.btnOpenDevice.TabIndex = 2;
this.btnOpenDevice.Text = "Open";
this.btnOpenDevice.UseVisualStyleBackColor = true;
this.btnOpenDevice.Click += new System.EventHandler(this.btnOpenDevice_Click);
```

This code sets up the button, size, placement, and text. It also declares the "System.EventHandler()". This statement sets the click method (which is a member of



Manual

the button class) of the btnOpenDevice button to call the EventHandler – btnOpenDevice_Click. This is where the magic of the button click event happens.

```
private void btnOpenDevice Click(object sender, EventArgs e)
ł
    //Open the Device
    OpenDevice();
}
private void btnCloseDevice_Click(object sender, EventArgs e)
if (EPT_AH_CloseDeviceByIndex(device_index) != 0)
   ł
   btnBlkCompare8.Enabled = false;
   btnBlkCompare16.Enabled = false;
   btnTrigger1.Enabled = false;
   btnTrigger2.Enabled = false;
   btnTrigger3.Enabled = false;
   btnTrigger4.Enabled = false;
   btnLEDReset.Enabled = false;
   }
btnOpenDevice.Enabled = true;
btnCloseDevice.Enabled = false;
}
```

When btnOpenDevice_Click is called, it calls the function "OpenDevice()". This function is defined in the dll and will connect to the device selected in the combo box. This is a quick view of how to create, add files, and add controls to a C# project. The user is encouraged to spend some time reviewing the online tutorial at http://www.homeandlearn.co.uk/csharp/csharp.html to become intimately familiar with Visual C# .NET programming. In the meantime, follow the examples from the Earth People Technology to perform some simple reads and writes to the EPT USB-CPLD Development System.

5.6.4 Adding the DLL's to the Project

Locate the EPT USB-CPLD Development System CD installed on your PC. Browse to the Projects_ActiveHost folder (choose either the 32 bit or 64 bit version, depending on whether your OS is 32 or 64 bit). Open the Bin folder, copy the following files:

- ActiveHostXX.dll
- ftd2xxXX.dll

and install them in the bin\x64\x64 folder of your EPT_Transfer_Test project.



+


🚱 🔵 🗣 🕌 « EPT USB-CPLD Development System CD 🕨 Projects_ActiveHost_64Bit 🔺 EPT_Transfer_Test 🔸 EPT_Transfer_Test 🔸 bin 🔸 x64 🔸 Release Organize 💌 🔲 Open with... Share with 💌 Burn New folder Arduino_IDE Name Date modified Type Size Documentation ActiveHost64.dll 3/2/2013 9:44 PM Application extens... 27 KB Drivers Application Projects_ActiveHost_32Bit EPT_Transfer_Test.pdb 3/2/2013 11:28 PM Program Debug D... 56 KB Projects_ActiveHost_64Bit 3/2/2013 11:21 PM Application EPT_Transfer_Test.vshost.exe 12 KB ActiveHost 1.0.0.8 EPT_Transfer_Test.vshost.exe.manifest 8/31/2009 12:40 AM MANIFEST File 1 KB EPT_Data_Collector ftd2xx64.dll 1/18/2013 3:54 PM Application extens.. 252 KB EPT Transfer Test EPT_Transfer_Test 퉬 bin Debug 📕 Release 📗 хб4 Debug Release 📕 obj Properties State: 3 Shared Size: 278 KB Shared with: Homegroup 2 items selected 3 Date modified: 1/18/2013 3:54 PM - 3/2... Date created: 3/2/2013 11:29 PM

Save the project.

Manual

5.6.5 Building the Project

Building the EPT_Transfer_Test project will compile the code in the project and produce an executable file. To build the project, go to Debug->Build Solution.



The C# Express compiler will start the building process. If there are no errors with code syntax, function usage, or linking, then the environment responds with "Build Succeeded".



	Find Results	
	\$ 4 B) ∞ M	
Buil		
	4	
	🙀 Error List 🙀 Find Results	
Buil	ld succeeded	Ln1

5.6.6 Testing the Project

Manual

Once the project has been successfully built, it produces an *.exe file. The file will be saved in the Release or Debug folders.

Organize ▼ 💼 Open Share with ▼ Burn	New fold	ler			_
 Arduino_IDE Documentation Drivers Projects_ActiveHost_328it Projects_ActiveHost_64Bit ActiveHost_1.0.0.8 EPT_Data_Collector EPT_Transfer_Test Debug Release x64 Debug Release obj Propetties 	E	Name ActiveHost64.dll PT_Transfer_Test.pdb PT_Transfer_Test.yhost.exe EPT_Transfer_Test.yhost.exe.manifest ftd2x64.dll	Date modified 3/2/2013 9:44 PM 3/2/2013 11:28 PM 3/2/2013 11:28 PM 8/31/2009 12:40 AM 1/18/2013 3:54 PM	Type Application extens Application Program Debug D Application MANIFEST File Application extens	Size 27 KB 28 KB 56 KB 12 KB 1 KB 252 KB
EPT_Transfer_Test.exe State: 32 Share Application Date modified: 3/2/2013			Shared with: Homegroup		

The EPT_Transfer_Text.exe file can now be tested using the UnoMax board. To test the file, connect the UnoMax to the Windows PC using Type A to Type Micro B USB cable. Make sure the driver for the board loads. If the USB driver fails to load, the Windows OS will indicate that no driver was loaded for the device. Go to the folder where the EPT_Transfer_Text.exe file resides, and double click on the file. The application should load with a Windows form.



Manual

🖳 EPT_Transfer_Test	– 🗆 ×
│	Close
Transfer Controls Send Byte: 255 Address 2 Receive	Byte
Multiple Byte: 55 88 Multi Byte	Rst
Switch Controls Switches	4 Blinky!
Rst	
Block Controls Block Send Block LoopBac	ititions
Rst Address 4 Length 8 Errors	Rst Bytes Transferred
ОК	Cancel

With the application loaded, select the USB-CPLD board from the dropdown combo box and click on the "Open" button.



Manual

UnoMax CPLD Development System User

🖳 EPT_Transfer_Test	– 🗆 ×
EPT JTAG Blaster 0 EPT JTAG Blaster 0 EPT Serial Communications 0	Close
Send Byte: 255 Address 2 Receive By Byte	te
Multiple Byte: 55 88	
Multi Byte	Rst
Switch Controls Switches	4 Blinky!
Block Controls	
Block Send Block LoopBack	Block Receive
BLOCK 4 BLOCK 4 Infinite Stop	ns
Address 4 Length 8 Errors	Rst Bytes Transferred
OK Can	cel

Click on one of the LED buttons in the middle of the window. The corresponding LED on the UnoMax board should light up.

To exercise the Single Byte Transfer EndTerm, click the "LoopBack" button in the Transfer Controls group. Type in several numbers separated by a space and less 256 into the Multiple Byte textbox. Then hit the Multi Byte button. The numbers appear in the Receive Byte textbox.



Manual

🖶 EPT_Transfer_Test		_		×
EPT Serial Communications 0 🗸	Open levice Connected	Close		
Transfer Controls				
Send Byte: 255 Address Byte	2 Receive Byte		^	
Multiple Byte: 55 88				
Multi Byte	L	Rst		
	D Controls			
Switches	.ED's			
	1 2 3 4		Blinky!	
Rst	Rst			
Block Controls				
	Block LoopBack	Block R	eceive	
BLOCK 4 USR BLCK	 Repititions Infinite Stop 		^	
Address 4 Length 8	Errors	Rst Byte	s Transfer	red
ОК	Cancel			

To exercise the Block Transfer EndTerm, click the "Block4" or "USR Block" button in the Block Controls group. A pre-selected group of numbers appear in the Block Receive textbox.



Manual

EPT_Transfer_Test	
EPT USB <-> Serial&JTAG Cab 💌 Open	Close
Transfer Controls Send Byte: 255 Address 02 Receive Byte	*
Byte LoopBack	
Multiple Byte: 0	-
Multi Byte	Rst
Switch Controls	
Switches LED's	Blinky!
Rst	
Block Controls	
Block Send Block LoopBack	Block Receive
BLOCK 8 Repititions BLOCK 16 Infinite	32 ▲ 56 e1 6b
Stop	c0 7d 89 2e
Rst Address 04 Length 8 0 Errors 8	Rst Bytes Transferred
OK Cancel	


Press the PCB switches on the UnoMax to view the Switch Controls in action.

6 Using the Analog to Digital Converter

The EPT 5M57-AP-U2 has an onboard Four Channel, 10 Bit, 300 KSamples/second Analog to Digital Converter. It has a serial SPI communications that allow the host to send setup commands and retrieve the sampled data.



Manual



PIN	NAME	FUNCTION
1-4	AIN0–AIN3	Analog Inputs
5, 6, 7	N.C.	No Connection
8	CONVST	Active – low Conversion
		Start Input
9	REF	Reference Input
10	GND	Ground
11	VDD	Power Input
12	CS	Active Low Chip Select
		Input. When CS is Low the
		interface is enabled. When
		CS is high MOSI is high
		impedance
13	SCLK	Serial Clock input. Clocks
		data in and out of the serial
		interface.
14	MISO	Serial Data input. MISO
		data is latched into the
		interface on the rising edge
		of SCLK
15	MOSI	Serial Data Output. Data is
		clocked out on the falling
		edge of SCLK. High
		impedance when CS is
		connected to VDD.
16	EOC	End of Conversion Output.
		Data is valide after EOC
		pulls low.



Manual

6.1 Register Descriptions

The MAX11618 communicate between the internal registers and the external circuitry through the SPI-/QSPI-compatible serial interface. Table 1 details the registers and the bit names. Tables 2–5 show the various functions within the conversion register, setup register, averaging register, and reset register.

REGISTER NAME	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Conversion	1	CHSEL3	CHSEL2	CHSEL1	CHSEL0	SCAN1	SCANO	Х
Setup	0	1	CKSEL1	CKSEL0	REFSEL1	REFSEL0	Х	Х
Averaging	0	0	1	AVGON	NAVG1	NAVG0	NSCAN1	NSCAN0
Reset	0	0	0	1	RESET	Х	Х	Х

Table 1. Input Data Byte (MSB First)

X = Don't care.

6.2 Conversion Register

Select active analog input channels per scan and scan modes by writing to the conversion register. Table 2 details channel selection and the four scan modes. Request a scan by writing to the conversion register when in clock mode 10 or 11, or by applying a low pulse to the CNVST pin when in clock mode 00 or 01.

A conversion is not performed if it is requested on a channel that has been configured as CNVST. Select scan mode 00 or 01 to return one result per single- ended channel within the requested range. Select scan mode 10 to scan a single input channel numerous times, depending on NSCAN1 and NSCAN0 in the averaging register (Table 4). Select scan mode 11 to return only one result from a single channel.

BIT NAME	BIT	FUNCTION
_	7 (MSB)	Set to 1 to select conversion register.
CHSEL3	6	Analog input channel select.
CHSEL2	5	Analog input channel select.
CHSEL1	4	Analog input channel select.
CHSEL0	3	Analog input channel select.
SCAN1	2	Scan mode select.
SCAN0	1	Scan mode select.
_	0 (LSB)	Don't care.

Table 2. Conversion Register*



Manual

CHSEL1	CHSEL0	SELECTED CHANNEL (N)
0	0	AINO
0	1	AIN1
1	0	AIN2
1	1	AIN3

SCAN1	SCAN0 SCAN MODE (CHANNEL N IS SELECTED BY BITS CHSEL3-CHSEL0	
0	0	Scans channels 0 through N.
0	1	Scans channels N through the highest numbered channel.
1	0	Scans channel N repeatedly. The averaging register sets the number of results.
1	1	No scan. Converts channel N once only.

6.3 Setup Register

Write a byte to the setup register to configure the clock, reference, and power-down modes. Table 3 details the bits in the setup register. Bits 5 and 4 (CKSEL1 and CKSEL0) control the clock mode, acquisition and sampling, and the conversion start. Bits 3 and 2 (REFSEL1 and REFSEL0) control internal or external reference use.



Manual

Table 3. Setup Register*

BIT NAME	BIT	FUNCTION		
_	7 (MSB)	Set to zero to select setup register.		
_	6	Set to 1 to select setup register.		
CKSEL1	5	Clock mode and CNVST configuration. Resets to 1 at power-up.		
CKSEL0	4	Clock mode and CNVST configuration.		
REFSEL1	3	Reference mode configuration.		
REFSEL0	2	Reference mode configuration.		
_	1	Don't care.		
—	0 (LSB)	Don't care.		

*See below for bit details.

CKSEL1	CKSEL0	CONVERSION CLOCK	ACQUISITION/SAMPLING	CNVST CONFIGURATION
0	0	Internal	Internally timed	CNVST
0	1	Internal	Externally timed through CNVST	CNVST
1	0	Internal	Internally timed	AIN15/AIN11/AIN7**
1	1	External (4.8MHz max)	Externally timed through SCLK	AIN15/AIN11/AIN7**

**For the MAX11618/MAX11619, CNVST has its own dedicated pin.

REFSEL1	REFSEL0	VOLTAGE REFERENCE	AutoShutdown
0	0	Internal	Reference off after scan; need wake-up delay.
0	1	External single ended	Reference off; no wake-up delay.
1	0	Internal	Reference always on; no wake-up delay.
1	1	Reserved	Reserved. Do not use.

6.4 Averaging Register

Write to the averaging register to configure the ADC to average up to 32 samples for each requested result, and to independently control the number of results requested for single-channel scans. Table 2 details the four scan modes available in the conversion register. All four scan modes allow averaging as long as the AVGON bit, bit 4 in the averaging register, is set to 1. Select scan mode 10 to scan the same channel multiple times. Clock mode 11 disables averaging.



Manual

Table 4. Averaging Register*

BIT NAME	BIT	FUNCTION	
_	7 (MSB)	Set to 0 to select averaging register.	
_	6	Set to 0 to select averaging register.	
_	5	Set to 1 to select averaging register.	
AVGON	4	Set to 1 to turn averaging on. Set to zero to turn averaging off.	
NAVG1	3	Configures the number of conversions for single-channel scans.	
NAVG0	2	Configures the number of conversions for single-channel scans.	
NSCAN1	1	Single-channel scan count. (Scan mode 10 only.)	
NSCANO	0 (LSB)	Single-channel scan count. (Scan mode 10 only.)	

*See below for bit details.

AVGON	NAVG1	NAVG0	FUNCTION	
0	Х	Х	Performs 1 conversion for each requested result.	
1	0	0	Performs 4 conversions and returns the average for each requested result.	
1	0	1	erforms 8 conversions and returns the average for each requested result.	
1	1	0	Performs 16 conversions and returns the average for each requested result.	
1	1	1	Performs 32 conversions and returns the average for each requested result.	

X = Don't care.

NSCAN1	NSCAN0	FUNCTION (APPLIES ONLY IF SCAN MODE 10 IS SELECTED)
0	0	Scans channel N and returns 4 results.
0	1	Scans channel N and returns 8 results.
1	0	Scans channel N and returns 12 results.
1	1	Scans channel N and returns 16 results.

6.5 Reset Register

Write to the reset register (as shown in Table 5) to clear the FIFO or to reset all registers to their default states. Set the RESET bit to 1 to reset the FIFO. Set the reset bit to zero to return the MAX11618 to the default power-up state.

Table 5. Reset	Register
----------------	----------

BIT NAME	BIT	FUNCTION	
_	7 (MSB)	Set to 0 to select reset register.	
_	6	Set to 0 to select reset register.	
_	5	Set to 0 to select reset register.	
_	4	Set to 1 to select reset register.	
RESET	3	Set to zero to reset all registers. Set to 1 to clear the FIFO only.	
Х	2	Don't care.	
Х	1	Don't care.	
Х	0 (LSB)	Don't care.	




Manual

7 The UnoProLyzer Application

The source DVD for the UnoMax2 comes with the UnoProLyzer application project. This project allows the user to display 1 to 4 channels of analog input in a graphing application. The project utilizes the PC to perform all data storage and graphing. The PC sends commands to and receives the data from the UnoMax2 and stores each channel data in its own separate buffer in memory. The UnoProLyzer collects all samples from each channel by streaming across up to four dedicated communication "pipes".

The UnoMax2 commands the ADC to start a conversion on the channels selected by the user. It then waits for the ADC to complete the conversion on all channels. It transfers the data for each channel across its own dedicated communication pipe. Then starts the process over again. The UnoProLyzer application will accept each data word and decode the pipe number it came across. It stores each word into a separate buffer for each channel. The UnoProLyzer then performs post processing on each data word. It performs trigger detection, smoothing, sorting, scaling and searching. It then displays the data set in 500 data point segments.





7.1 Accessing the UnoProLyzer Application

Locate the EPT_Data_Acquistion folder in the Drivers folder of the EPT USB-CPLD Development System DVD using Windows Explorer.



Manual

anize 🔻 Include in library 👻 Share with 👻 Burn New	/ folder				
🐌 CTS Crystal	*	Name	Date modified	Туре	Size
🐌 Diodes Incorporated		📔 bin	5/12/2015 11:34 PM	File folder	
DLP Earth People Technology		📕 obj	5/12/2015 11:34 PM	File folder	
		Properties	5/12/2015 11:34 PM	File folder	
EPT I2C Project CD		active_transfer_x64.cs	3/6/2015 9:14 AM	Visual C# Source f	10 KB
EPT Projects Folders		EPT_Data_Acquistion.csproj	3/18/2015 10:07 PM	Visual C# Project f	5 KB
UNOPROLOGIC2_USB_CPLD_PROJECT_1P4_DVD		Form1.cs	5/12/2015 11:22 PM	Visual C# Source f	47 KB
Documentation		Form1.Designer.cs	3/26/2015 11:26 PM	Visual C# Source f	42 KE
Drivers	E	🛃 Form1.resx	3/26/2015 11:26 PM	.NET Managed Re	6 KE
Projects_ActiveHost_32Bit Projects_ActiveHost_64Bit		Program.cs	3/2/2015 10:59 PM	Visual C# Source f	1 KB
ActiveHost 1.0.0.10		ScaleFactorMenu.cs	3/12/2015 12:19 AM	Visual C# Source f	14 KB
EPT_Data_Acquisition		SignalSetup.cs	3/28/2015 12:17 AM	Visual C# Source f	30 KB
EPT_Data_Acquisition					
EPT Data Collector					
EPT Transfer Test					

Go to the Release folder and locate the EPT_Data_Acquisition.exe file.

ganize 🔻 💼 Open Share with 🔻 Burn New folder					
Projects_ActiveHost_64Bit ActiveHost_1.0.0.10	*	Name	Date modified 5/4/2013 9:51 PM	Type Application extens	Size
EPT_Data_Acquisition		EPT_Data_Acquistion.exe EPT_Data_Acquistion.pdb	5/12/2015 11:22 PM 5/12/2015 11:22 PM	Application Program Debug D	48 H 80 H
jai bin jai Debug jai x64		EPT_Data_Acquistion.vshost.exe EPT_Data_Acquistion.vshost.exe.manifest ftd2xx64.dll	5/12/2015 11:18 PM 6/18/2013 5:28 AM 1/18/2013 3:54 PM	Application MANIFEST File Application extens	12 1 252
🎍 Debug 🎍 Release		_			
Properties PT_Data_Collector					
EPT_Transfer_Test EPTActiveHostConsoleClient					
Projects_Arduino Projects_HDL					
Uuartus_14_1 ESwitch	-				

Make sure the UnoMax2 is installed and the USB driver has been loaded.



Manual



 $Double \ click \ on \ the \ EPT_Data_Acquisition.exe \ file \ and \ the \ UnoProLyzer \ Application \ will \ open.$



-5ms -3ms

Cursors

-2ms

Cursor 1 Off

U

-1ms

UnoMax CPLD Development System User

Open

Horizontal (Scale)

Horizontal Position

0

<

-1.5V

-2V

+5ms

Vertical Position

Channel

Select

Ŧ

>

Voltage Scale

Start

•

Close

Scan Control art Stop

> Single CONVST

Scan Channel

Select

1 Only

1 to 2

1 to 3

Registers

Conversion

Setup

Average Reset

EPT_Data	Acquisti	00							
LFT_Data	Acquisti								
				ŧ					+2.5V
			-	ŧ					
				<u> </u>					+2V
				Ŧ					
			· ·	ŧ					
				<u> </u>					+1.5V
				ŧ					
				Ī					
				!					+1V
				<u>I</u>					
			-	ŧ					
+++++			<u> </u>	<u>‡</u>	••••	••••	••••	••••	+0.5V
				Ŧ					
				ŧ					01/
									0V Ch 1
				ŧ.					
				Ī					
				ŧ					-0.5V
			.	<u>+</u>					
				ŧ					
				1					-1V
			· ·	ŧ					
				+					

Go to the upper right of the window and click on the drop down box.

+2ms

0

+1ms


Cursor 2

Off

U

+3ms


+4ms



Select the "EPT USB<-> Serial&JTAG Cable B. Then click on the Open button



UnoMax CPLD Development System User



Next, select the number of channels to display. The channels have to be selected in sequential order, you cannot pick out single channel (except for channel 1). So for two channels, click on the "1 to 2" button. This will display the data from both channel 1 and 2.



UnoMax CPLD Development System User

	EPT USB <->	Serial&JTAG Cable 👻
Horizontal (Sc Horizontal Pos Ch 1	ale) ition	en Close Scan Control Start Stop Single CONVST Scan Channel Select
<	>	1 Only
Vertical Position	Voltage Sca	1 to 2 1 to 3 1 to 4
Channel Select		Registers Conversion Setup
		Average Reset

Next, click on the Start button.



UnoMax CPLD Development System User

/	EPT	USB <-> Seria	al&JTAG Cable 👻
/ / Ch 1	Horizontal (Scale) Horizontal Position		Close Scan Control at Stop Single CONVST Scan Channel Select 1 Only 1 to 2 1 to 3 1 to 4
	Channel Select	F (Conversion
		(((Setup Average Reset

The data from the two channels will appear at the same latitude on the graph.



Manual

	EPT USB <> Serial&JTAG Cable Device Connected Open Close Scan Control Start Stop ontal (Scale) Single
+1.5V +1.5V +1V Horizo +1V Horizo +0.5V Horizo Horizo	Open Close Scan Control Start Stop
+1.5V +1.5V +1V Horizo +0.5V Horizo	Scan Control Start Stop
	Start Stop
	CONVST
	ontal Position Scan Channel Select
-0.5V	> 10nly
Vertical	
-1V	1 to 3
-1.5V	
	hannel Registers
-5ms -3ms -2ms -1ms 0 +1ms +2ms +3ms +4ms +5ms Si	Conversion
Cursors Cursor 1 Cursor 2	Setup
Off Off	Average
	Reset

Next, locate the Channel Select drop down box and click on channel 1.



UnoMax CPLD Development System User

EPT_Data_Acquistion +2.5V EPT USB <-> Serial&JTAG Cable 👻 +2V Device Connected Open Close +1.5V Scan Control Start Stop +1V Horizontal (Scale) Single CONVST +0.5V Horizontal Position Scan Channel 0V ---Ch 2 ---Ch 1 Select < > 1 Only -0.5V 1 to 2 Vertical Position Voltage Scale 1 to 3 -1V 1 to 4 É -1.5V -2V Channel Registers -5ms -3ms 0 +1ms +2ms +5ms -2ms -1ms +3ms +4ms Select Conversion Cursors Setup Cursor 2 Cursor 1 Off Off Average Reset U U

Locate the Vertical Position slider and pull it down. The channel 1 data will change position in the graph depending on where you move the slider. The voltage magnitude data also adjusts to indicate the magnitude of the data relative to the position of channel 1 data.



UnoMax CPLD Development System User


EPT_Data_Acquistion	
2.9V	EPT USB <-> Serial&JTAG Cable 👻
2.50	Device Connected
	Open Close
	Scan Control Start Stop
	Horizontal (Scale)
	Single
1.4V	CONVST
0.9V	Horizontal Position Scan Channel Select
	< > 10nly
	Vertical Position Voltage Scale
-0.1VCh	
-0.6V	
-1.1V -5ms -3ms -2ms -1ms 0 +1ms +2ms +3ms +4ms +5ms	Channel Registers
0	1 -
Cursors Cursor 1 Cursor 2	Setup
Off Off	Average
	Reset

The selected channel will show up as a large icon. Its position indicates the zero position of the data. The magnitude information along the y-axis is only for the selected channel.



Manual


Then connect a signal to the channel 1 input on the UnoMax2.



If you don't have a 0-5 Volt signal to connect to the UnoMax2, you can use your finger and touch it to the bottom of the Analog Input Connector. The ambient electricity from your body has just enough current to give the Analog inputs a deflection from zero.



UnoMax CPLD Development System User



Now the UnoMax and UnoProLyzer are ready to measure an 0-5VDC signals.

8 Developing Verilog Applications

The UnoMax CPLD development system includes tutorials for getting started with Verilog. The DVD includes a Verilog tutorial and a Modelsim tutorial. These two tutorials will assist with learning Verilog and getting up to speed with simulating Verilog designs in software. The Verilog simulation is

9 APPENDIX I

List of Abbreviations and Acronyms

Page 121



Manual

EPT	Earth People Technology
FIFO	First In – First Out
FTDI	Future Technology Device International
HSP	Hyper Serial Port
I2C	Inter-Integrated Circuit
JTAG	Joint Test Action Group
PC	Personal Computer
CPLD	Complex Programmable Logic Device
USB	Universal Serial Bus

APPENDIX II

Details of the Altera EPM570 CPLD