

MAXPROLOGIC DEVELOPMENT SYSTEM User Manual

The MaxProLogic is an FPGA development board that is designed to be user friendly and a great introduction into digital design for Electrical Engineering students and hobbyists. This board provides innovative methods of developing and debugging programmable logic code. It has been designed from the ground up to provide the functionality needed for the demanding projects from today's students and hobbyists. The board provides a convenient, user-friendly workflow by connecting seamlessly with Altera's Quartus Prime Lite software. The user will develop the code in the Quartus environment on a Windows Personal Computer. The programmable logic code is loaded into the FPGA using only the Quartus Programmer tool.

The core of the MaxProLogic is the Altera MAX10 FPGA. This powerful chip has 4,000 Logic Elements and 200 Kbits of Memory. The MAX10 is easily scalable from the entry level college student to the most advanced projects like an audio sound meter with FFT. The MAX10 is in Altera's line up of low cost, multi-function FPGA's.

Circuit designs, software and documentation are copyright © 2025, Earth People Technology, Inc

Microsoft and Windows are both registered trademarks of Microsoft Corporation. Altera is a trademark of the Altera Corporation. All other trademarks referenced herein are the property of their respective owners and no trademark rights to the same are claimed. <u>http://www.earthpeopletechnology.com/</u>



Contents

| 1 2 3 | Intro User Max | oduction r Setup xProLogic Description | 4 5 5 |
|-------------|----------------------|------------------------------------------------------------|-------------|
| | 3.1 | Functional Block Diagram | 6 |
| | 3.2 | MAXPROLOGIC SPECIFICATIONS | 6 |
| | 3.3 | FPGA | 7 |
| | 3.4 | Power Supply | 8 |
| | 3.5 | Clock Domains 1 | 0 |
| | 3.6 | Digital I/Os1 | 2 |
| | 3.7 | Analog Input 1 | 4 |
| | 3.7.2 | 1 Voltage Representation Conversion 1 | 9 |
| | 3.7.2 | 2 Calculation Example for V _{REF} of 2.5 V | 9 |
| | 3.7.3 | 3 ADC Analog Input Pins 1 | .9 |
| | 3.7.4 | 4 ADC Prescaler | 20 |
| | 3.7.5 | 5 ADC Clock Sources | 20 |
| | 3.7.6 | 6 ADC Voltage Reference | 21 |
| | 3.7.7 | 7 Creating Altera MAX 10 ADC Design | 21 |
| | 3.7.8 | 8 Parameters Settings for Generating ALTPLL IP Core | 22 |
| | 3.7.9 | 9 Completing ADC Design | 22 |
| | 3.8 | I2C Sensor Connector | 24 |
| | 3.9 | User LEDs | 27 |
| | 3.10 | SD Card Interface | 31 |
| | 3.10 | 0.1 SD Card Protocol | 3 |
| | 3.10 | 0.2 References | 3 |
| | 3.10 | 0.3 Compatibility | 33 |
| | 3.10 | 0.4 Protocol | 33 |

Page



| | 3.10 | .5 | Physical layer | . 34 |
|--------|--------------|-----------------|-------------------------------------------|--------------|
| | 3.10 | .6 | Framing | . 34 |
| | 3.10 | .7 | Commands and Responses | . 34 |
| | 3.10 | .8 | Data | . 37 |
| | 3.10 | .9 | Handover | . 37 |
| | 3.10 | .10 | Initialisation | . 37 |
| | 3.10 | .11 | Reading | . 39 |
| | 3.11 | Pow | er Input | . 40 |
| | 3.12 | On/0 | Off Control | . 40 |
| | 3.13 | Con | nmunications Interface | . 43 |
| | 3.14 | JTA | G Interface | . 47 |
| 4 5 | Pow Insta | ering alling | g the MaxProLogic | . 49 . 51 |
| | 5.1.1 | 1 | Downloading Quartus | . 51 |
| | 5.1.2 | 2 | Quartus Installer | . 58 |
| 6 | Con | npilin | g, Synthesizing, and Programming the FPGA | . 69 |
| | 6.1 | Setti | ing up the Project and Compiling | . 69 |
| | 6.1.1 | 1 | Selecting Pins and Synthesizing | . 76 |
| 7 | Prog | gramr | ning the MaxProLogic | . 84 |





• Please Note: The MaxProLogic Does Not Contain On Board Programmer. JTAG Programming and Configuration Flash Programming must be performed by external Programmer Purchased Separately.

1 Introduction

The MaxProLogic is an FPGA development board. It requires an external programmer to load user code into the flash of the FPGA. The core of the board is the MAX10 chip. It has a built in Flash for configuration and incorporates 8 channels of Analog to Digital Conversion. The board has two power options

- Standard USB-C connector
- 5.5mm Barrel connector

Page



The MaxProLogic can be powered from a laptop with 2.5W of power. Or it can be run it from the +5V @ 2A wall USB chargers for 10W of power. The barrel connector can handle up to +5.5V @ 3 A for 16.5W of power. The MaxProLogic has a MicroSD connector on the bottom of the board. The board has an optional On/Off pushbutton switch that allows the user to turn the system on and off. The clocking comes from a 50MHz oscillator.

2 User Setup

The MaxProLogic is ready to go straight out of the box. Just connect power from either a PC/Laptop, +5 VDC Universal Wall Charger, +5 to 5.5 VDC through barrel connector. Install the On/Off jumper to select default mode or On/Off switch. See the Power Section for details on powering the board. Next, connect a JTAG Blaster or Altera USB Blaster to J13 for programming the MAX10 chip. Then, write some code, synthesize, and program the chip. See the Programming the MaxProLogic Section for details about programming the MaxProLogic board. EPT provides a project DVD with source code, compiled code, user manual, data sheet and schematics available for download on the EPT website.

https://earthpeopletechnology.com/products-page-2/modules/maxprologic



3 MaxProLogic Description

The MaxProLogic is designed to give the user lots of options to communicate with and test the functionality of the MAX10 FPGA. Most of the FPGA Inputs/Outputs are available at board connectors. All components are contained on one board. It operates with power either from the USB connector or the Barrel Connector.



Functional Block Diagram 3.1 SERIAL BUS RXD/TXD LEVEL SERIAL BUS RXD TXD CONNECTOR SHIFTER 8 OP AMP SIGNAL 10 PIN I/O CONNECTOR CONDITIONING 8 BIT ANALOG BUS 6 PIN 6 BIT BUS SENSOR ONNECTOR SD CARD ALTERA 10 PIN 1/0 8 BIT BUS FPGA CONNECTOR 10M04 10 PIN I/O 8 BIT BU CONNECTOR 10 PIN I/O 8 BIT BUS CONNECTOR 10 PIN I/O 8 BIT B CONNECTOR 10 PIN 1/0 8 BIT BUS USER SWITCH ONNECTOR JTAG CONNECTOR TAC SI 50 MHZ OSCILLATOR ON/OFF CLR LEDS VOLTAGE ON/OFF SUPERVISOR CONTROL PWR ENABLE PIN SELECT BARREL CONNECTOR JUMPER 3.3 VCC VCC IO +3.3V 5V IN VCCA USB POWER POWER SUPPLY

3.2 MAXPROLOGIC SPECIFICATIONS

- MAX 10 10M04SA FPGA From Altera 4,000 Logic Elements;
- 2.2 Mbit On chip Flash; 189 Kbit On Chip SRAM 8 Analog Input
- Channels; 12 bit; 1MSamples/Second 65 Available I/O's at connectors
- 65 Inputs/Outputs available at connectors on board
- 8 Green User configurable LEDs 1 Power Pushbutton Switch; 1 User Configurable Pushbutton Switch
- On Board MicroSD Card Slot
- Two Power options: Standard USB (+5V @ 2Amp) Using USB-C connector; 5mm Barrel Connector Accepts +5.5V @ 3Amp
- Switching Power Supply, Provides stable output under high load stress

Page



- On/Off controller uses push button, optional bypass mode to allow board power up without On/Off control
- 50MHz Oscillator
- On board interface to Standard UART Serial Adapters
- Standard Programming Connector fits any Altera USB Blaster
 ON/OFF POWER



3.3 FPGA

The MaxProLogic includes the Altera 10M04SAE144C8G FPGA. It is an EQFP 144 pin package. This FPGA incorporates both the configuration flash and the ADC on the chip. This is different from conventional FPGAs as these two items are usually off chip. Access to the configuration flash is transparent to the user. The user does have access to the User Flash. This access is provided through the Altera MegaFunctions at the project level. Access to the ADC is also provided through the Altera MegaFunctions at the project level.

| Parameter | 10M04SA |
|----------------------|---------|
| LEs (Logic Elements) | 4,000 |



| Block memory (Kb) | 189 |
|-----------------------------|----------------------|
| User flash memory1 (KB) | 16-156 |
| 18 x 18 multipliers | 20 |
| Phase-locked loops (PLLs) | 2 |
| Internal configuration | Dual |
| Analog-to-digital converter | 8 Channels, 1MSa/Sec |
| (ADC) | |
| External memory interface | Yes |
| (EMIF) | |
| Inputs/Outputs | 101 |

3.4 Power Supply

The MaxProLogic is designed to be operated from one of the following power sources:

- standard USB cable from Laptop/PC.
- +5 VDC through USB-C cable.
- +4.5 to +5.5 VDC supplied through the Barrel Connector.

This input provides power for a high-efficiency switching regulator on-board to provide +3.3 VDC. The DC power supply provides reliable power under dynamic loads and high frequency switching internal to the FPGA. The core of the switching supply is the TI TPS54229 chip.





The TPS54229 is a very stable synchronous buck converter. This allows it to provide a fast transient response. You can view this response here:





The TPS54229 has an Enable signal that allows the power supply to turn off. This signal is the net PWR_ENABLE. It is controlled by the On/Off controller MAX16054 or default. The operation of the On/Off controller is explained in section x. The default level for the PWR_ENABLE is high. The default level allows the power supply to turn on when power is applied to the board.

3.5 Clock Domains

The MaxProLogic provides an external clock domain to the MAX10 FPGA, 50 MHz. The 50





MHz oscillator is Part Number: ASDMB-50.000MHZ-LC-T and is a +3.3VDC device that provides a high speed clock to the FPGA. It is a CMOS device that provides a stable 50 MHz at ± 50 ppm. This clock can be used directly in the user code or use it as an input to one of the PLL's internal to the FPGA. It is intended that this clock will drive the logic of the user code. If a different clock frequency is required in the user code, use the PLL scale up/down to produce the desired clocking.





The 50MHz oscillator output is applied to pin 26 of U4 (MAX 10 FPGA) via a series resistor, R26.

| Parameter | Min | Max | Units |
|------------------------------|-----|-----|-------|
| Overall Frequency Stability: | -50 | +50 | ppm |
| Operating Temperature: | 0 | +70 | °C |
| Output Load: | | 25 | pF |
| Supply Current | 9 | 16 | mA |

3.6 Digital I/Os

The MaxProLogic has eight 10 pin headers that provide 64 digital Inputs and Outputs. All of the I/O's are +3.3 VDC only. All I/O's connect directly from the FPGA to one of the ten pin headers.





All I/O's are organized into separate banks of the FPGA. There are eight banks. These different banks provide different output speed technologies. Programmable Open Drain The optional open-drain output for each I/O pin is equivalent to an open collector output. If it is configured as an open drain, the logic value of the output is either high-Z or logic low. Use an external resistor to pull the signal to a logic high. Programmable Bus Hold Each I/O pin provides an optional bushold feature that is active only after configuration. When the device enters user mode, the bushold circuit captures the value that is present on the pin by the end of the configuration. The bushold circuitry holds this pin state until the next input signal is present. Because of this, you do not require an external pull-up or pull-down resistor to hold a signal level when the bus is tristated. For each I/O pin, you can individually specify that the bus-hold circuitry pulls non-driven pins away from the input threshold voltage—where noise can cause unintended high-frequency switching. To prevent over-driving signals, the bus-hold circuitry drives the voltage level of the I/O pin lower than the VCCIO level. If you enable the bus-hold feature, you cannot use the programmable pull-up option. To configure the I/O pin for differential signals, disable the bushold feature. Programmable Pull-Up Resistor Each I/O pin provides an optional programmable pull-up resistor during user mode. The pull-up resistor weakly holds the I/O to the VCCIO level. If you enable the weak pull-up resistor, you cannot use the bus-hold feature. Programmable Current Strength You can use the programmable current strength to mitigate the effects of high signal attenuation that is caused by a long transmission line or a legacy backplane.

To provide maximum flexibility to system designers, all FPGA I/O are intrinsically bidirectional. Based on the I/O direction specified in the configuration file, each I/O can be configured as input-only, output-only, or bidirectional. While the output buffer of a bidirectional I/O has always included a dynamic output enable signal, MAX 10 FPGAs also include an input buffer enable/disable capability. When an input buffer is dynamically disabled, the buffer presents its last known state to the FPGA core fabric, so that no inputs inside the FPGA are left floating.





3.7 Analog Input

The MaxProLogic features an analog input of eight buffered channels. Each channel has its own 1MHz Unity Gain Amplifier to provide isolation and filtering. The Unity Gain Amplifier provides the best isolation between channels when using a Sample and Hold ADC and a high speed multiplexor.





Page 15



| Connector RefDes- | MaxProLogic | FPGA Signal Name | MAX 10 Pin Number |
|--------------------------|-------------|------------------|-------------------|
| Pin Number | Schematic | | |
| | Signal | | |
| J11-1 | +5V | | NC |
| J11-2 | ANALOG_IN_1 | USER_AIN[0] | 6 |
| J11-3 | ANALOG_IN_2 | USER_AIN[1] | 7 |
| J11-4 | ANALOG_IN_3 | USER_AIN[2] | 8 |
| J11-5 | ANALOG_IN_4 | USER_AIN[3] | 10 |
| J11-6 | ANALOG_IN_5 | USER_AIN[4] | 11 |
| J11-7 | ANALOG_IN_6 | USER_AIN[5] | 12 |
| J11-8 | ANALOG_IN_7 | USER_AIN[6] | 13 |
| J11-9 | ANALOG_IN_8 | USER_AIN[7] | 14 |
| J11-10 | GND | | NC |

The Analog Inputs connect up to the MAX 10 FPGA using the following pins:





The ADC provide the MAX 10 devices with built-in capability for on-die temperature monitoring and external analog signal conversion. The ADC solution consists of hard IP blocks in the MAX 10 device periphery and soft logic through the Altera Modular ADC IP core. The ADC solution provides you with built-in capability to translate analog quantities to digital data for information processing, computing, data transmission, and control systems. The basic function is to provide a 12 bit digital representation of the analog signal being observed. The ADC monitors up to 8 single-ended external inputs with a cumulative sampling rate of one megasymbols per second (Msps).

Altera MAX 10 ADC Conversion

The ADC in dual supply Altera® MAX® 10 devices can measure from 0 V to 2.5 V. In single supply Altera® MAX® 10 devices, it can measure up to 3.0 V or 3.3 V, depending on your power supply voltage.



In prescaler mode, the analog input can measure up to 3.0 V in dual supply Altera® MAX® 10 devices and up to 3.6 V in single supply Altera® MAX® 10 devices.

The analog input scale has full scale code from 000h to FFFh. However, the measurement can only display up to full scale -1 LSB.

For the 12 bits corresponding value calculation, use unipolar straight binary coding scheme.



The Altera® MAX® 10 ADC is a 1 MHz successive approximation register (SAR) ADC. If you set up the PLL and Altera Modular ADC IP core correctly, the ADC operates at up to 1 MHz during normal sampling and 50 kHz during temperature sensing.

Page 18





3.7.1 Voltage Representation Conversion

Use the following equations to convert the voltage between analog value and digital representation.

Conversion from Analog Value to Digital Code Digital Code=(VINVREF)×212Digital Code=(VINVREF)×212

Conversion from Digital Code to Analog Value

Analog Value=Digital Code×(VREF212)Analog Value=Digital Code×(VREF212)

3.7.2 Calculation Example for VREF of 2.5 V

Analog voltage value to digital code (in decimal), where signal in is 2 V:

Digital Code=(22.5)×4096=3277Digital Code=(22.5)×4096=3277 Digital code to analog voltage value, approximation to 4 decimal points:

Analog Value = $3277 \times (2.54096) = 2.0000$

3.7.3 ADC Analog Input Pins

The analog input pins support single-ended and unipolar measurements. The ADC block in Altera® MAX® 10 devices contains two types of ADC analog input pins:



- Dedicated ADC analog input pin—pins with dedicated routing that ensures both dedicated analog input pins in a dual ADC device has the same trace length.
- Dual function ADC analog input pin—pins that share the pad with GPIO pins.

If you use bank 1A for ADC, you cannot use the bank for GPIO.

Each analog input pin in the ADC block is protected by electrostatic discharge (ESD) cell.

3.7.4 ADC Prescaler

The ADC block in Altera® MAX® 10 devices contains a prescaler function.

The prescaler function divides the analog input voltage by half. Using this function, you can measure analog input greater than 2.5 V. In prescaler mode, the analog input can handle up to 3 V input for the dual supply Altera® MAX® 10 devices and 3.6 V for the single supply Altera® MAX® 10 devices.



The prescaler feature is available on these channels in each ADC block:

• Single ADC device—channels 8 and 16 (if available)

3.7.5 ADC Clock Sources

The ADC block uses the device PLL as the clock source. The ADC clock path is a dedicated clock path. You cannot change this clock path.

For devices that support two PLLs, you can select which PLL to connect to the ADC. You can configure the ADC blocks with one of the following schemes:



- Both ADC blocks share the same clock source for synchronization.
- Both ADC blocks use different PLLs for redundancy.

If each ADC block in your design uses its own PLL, the Altera® Quartus® Prime Fitter automatically selects the clock source scheme based on the PLL clock input source:

- If each PLL that clocks its respective ADC block uses different PLL input clock source, the Altera® Quartus®Prime Fitter follows your design (two PLLs).
- If both PLLs that clock their respective ADC block uses the same PLL input clock source, the Altera®Quartus® Prime Fitter merges both PLLs as one.

In dual ADC mode, both ADC instance must share the same ADC clock setting.

Related information

PLL Locations, Altera® MAX® 10 Clocking and PLL User Guide

3.7.6 ADC Voltage Reference

Each ADC block in Altera® MAX® 10 devices can independently use an internal or external voltage reference. There is only one external VREF pin in each Altera® MAX® 10 device. Therefore, if you want to assign external voltage reference for both ADC blocks in dual ADC devices, share the same external voltage reference for both ADC blocks.

Altera recommends that you use a clean external voltage reference with a maximum resistance of 100 Ω for the ADC blocks. If the ADC block uses an internal voltage reference, the ADC block is tied to its analog voltage and the conversion result is ratiometric.

3.7.7 Creating Altera MAX 10 ADC Design

To create your ADC design, you must customize and generate the ALTPLL and Altera Modular ADC IP cores.

The ALTPLL IP core provides the clock for the Altera Modular ADC IP core.

- 1. Customize and generate the ALTPLL IP core.
- 2. Customize and generate the Altera Modular ADC IP core.
- 3. Connect the ALTPLL IP core to the Altera Modular ADC IP core.
- 4. Create ADC Avalon slave interface to start the ADC.



3.7.8 Parameters Settings for Generating ALTPLL IP Core

Navigate through the ALTPLL IP core parameter editor and specify the settings required for your design. After you have specified all options as listed in the following table, you can generate the HDL files and the optional simulation files.

For more information about all ALTPLL parameters, refer to the related information.

3.7.9 Completing ADC Design

The ADC design requires that the ALTPLL IP core clocks the Altera Modular ADC IP core.

Generate the ALTPLL and Altera Modular ADC IP cores with the settings in the related information.



1. Create the design as shown in the preceding figure.



- 2. Connect the c0 signal from the ALTPLL IP core to the adc pll clock clk port of the Altera Modular ADCIP core.
- 3. Connect the locked signal from the ALTPLL IP core to the adc pll locked export port of the Altera Modular ADC IP core.
- 4. Create the ADC Avalon slave interface to start the ADC.

| Tuble 12. The first formation of the second terms of the first the first the formation of the formation of the first second seco | | | | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| Tab | Parameter | Setting | | | |
| Parameter Settings > General/Modes | What is the frequency of the inclk0 input? | Specify the input frequency to the PLL. | | | |
| Parameter Settings > Inputs/Lock | Create an 'areset' input to asynchronously reset the PLL | Turn off this option. | | | |
| | Create 'locked' output | Turn on this option. You need to connect this signal to the adc_pll_locked port of the Altera Modular ADC or Altera Modular Dual ADC IP core. | | | |
| Output Clocks > clk c0 | Use this clock | Turn on this option. | | | |
| | Enter output clock frequency | Specify an output frequency of 2, 10, 20, 40, or 80 MHz. You can specify any of these frequencies. The ADC block runs at | | | |



| Table 12. ALTPLL Parameters Settings. To generate the PLL for the ADC, use the following settings. | | | | |
|----------------------------------------------------------------------------------------------------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| Tab | Parameter | Setting | | |
| | | 1 MHz internally but it contains a clock divider that can further divide the clock by a factor of 2, 10, 20, 40, and 80. | | |
| | | Use this same frequency value in your Altera Modular ADC or Altera Modular Dual ADC IP core. You need to connect this signal to the adc_pll_clock port of the Altera Modular ADC or Altera Modular Dual ADC IP core. | | |
| | | Different ADC sampling rates support different clock frequencies. For a valid sampling rate and clock frequency combination, refer to the related information. | | |

3.8 I2C Sensor Connector

The MaxProLogic includes an I2C Sensor connector. This connector is designed to accept inline six pin sensor boards that are popular with bread board connections.





The sensor is accessed through an I2C bus. This bus is connected to the FPGA through the following pins:

| Connector RefDes- Pin Number | MaxProLogic Schematic Signal | FPGA Signal Name | MAX 10 Pin Number |
|---------------------------------|------------------------------------|------------------|-------------------|
| J14-1 | +3.3V | | NC |
| J14-2 | GND | | NC |
| J14-3 | I2C_0_SDA | I2C_SDA | 111 |
| J14-4 | I2C_0_SCL | I2C_SCL | 110 |
| J14-5 | NC | | NC |
| J14-6 | ND | | NC |

The bus uses 2.7K pullups on both the SDA and SCK signals.





These I2C signals can connect to any I2C device or Master. The user can implement code in the FPGA will perform either Master or Device functionality. The MaxProLogic Project DVD includes sample code to get the user started writing an I2C driver. This sample code is designed to connect to the TMP102 Temperature Sensor Breakout Board.



This little board will connect up with J14 and is pin compatible.



3.9 User LEDs

The MaxProLogic includes eight user LEDs. The LEDs are directly driven from the FPGA. User code can implement any pattern on the LEDs by asserting a Ground to light up the diode and a



high to turn it off. The LEDs are located at the front of the board between the USB-C and Barrel connectors.



Page 28



They use the +3.3V I/O's along with a 220 Ohm series resistor for each LED. This provides the following current through the LEDS

$$I_{LED} = \frac{V_0 - V_F}{R}$$
$$I_{LED} = \frac{3.3V - 2.0V}{220}$$
$$I_{LED} = 5.9mA$$

The code to drive the LEDs is either zero (1'b0) or floating (1'bz). First, declare the LED as an output. In the example below, the vector LED is set to 'reg' because it is driven in an always block.

```
|module EPT_10M04_AF_S2_Top (
```

| input wire input wire input wire | | CLK_10MHZ CLK_32KHZ RST, | , |
|----------------------------------------|-------|--------------------------------|----------------------|
| output wire output wire | | CLK_10MHZ CLK_32KHZ | _ENABLE, _ENABLE, |
| output wire | [7:0] | XIO_1, | 11 |
| input wire | [7:0] | XIO_2, | 11 |
| input wire | [7:0] | XIO_3, | - 11 |
| output wire | [8:0] | XIO_4, | 11 |
| input wire | | PWR_ENABL | Ε, |
| output reg | [7:0] | LED | |
|); | | | |

To turn the selected LED on, set the signal equal to 1'b0. This will apply a ground to the cathode side of the LED and allow current to flow through the circuit turning the LED on. To turn the selected LED off, set the signal equal to 1'bz. This will float the cathode side of the LED and no current will flow through the LED.



```
//-----
// Set the LED outputs
//-----
always @ (posedge CLK_10MHZ or negedge RST)
begin
 if(!RST)
    LED \leq 8'hz;
 else
 begin
   if(state[LOAD LEDS])
   begin
    if ( led reg[0] )
        LED[0] = 1'b0;
    else
       LED[0] = 1'bz;
    if ( led reg[1] )
       LED[1] = 1'b0;
    else
       LED[1] = 1'bz;
    if ( led reg[2] )
       LED[2] = 1'b0;
    else
        LED[2] = 1'bz;
```

The User LEDs are available at the following pins:

| LED Number | MaxProLogic Schematic Signal | FPGA Signal Name | MAX 10 Pin Number |
|------------|------------------------------------|------------------|-------------------|
| D2 | LED1 | USER_LEDS[0] | 21 |
| D3 | LED2 | USER_LEDS[1] | 22 |
| D4 | LED3 | USER_LEDS[2] | 24 |
| D5 | LED4 | USER_LEDS[3] | 25 |
| D10 | LED5 | USER_LEDS[4] | 32 |
| D8 | LED6 | USER_LEDS[5] | 33 |



| D9 | LED7 | USER_LEDS[6] | 38 |
|----|------|--------------|----|
| D7 | LED8 | USER_LEDS[7] | 39 |

3.10 SD Card Interface

The SD Connector uses a standard cell phone SD Card Connector. This connector has a mechanism that opens out away from the board on a hinge and allows the card to be inserted into the hinged door. Close the hinged door and pull it towards the front of the MaxProLogic to secure it.







| The SD | Card | cionale | are | available | at the | follow | ina | nine |
|--------|------|---------|-----|-----------|--------|--------|-----|------|
| The SD | Caru | signals | are | available | at the | TOHOW | mg | pms. |

| SD Connector Pin Number | MaxProLogic Schematic Signal | FPGA Signal Name | MAX 10 Pin Number |
|----------------------------|------------------------------------|------------------|-------------------|
| P3-1 | | | |
| P3-2 | | | |
| P3-3 | | | |
| P3-4 | | | |
| P3-5 | | | |
| P3-6 | | | |
| P3-7 | | | |
| P3-8 | | | |



3.10.1 SD Card Protocol

There's a ton of information out there on using the MMC/SD SPI protocol to access SD cards but not much on the native protocol. This page hopes to rectify that with information helpful to those implementing a SD host or trying to understand what they're seeing on an oscilloscope.

3.10.2 References

- The full MMC Specification is available as <u>JESD84-A44</u> from the <u>JEDEC website</u>
- The <u>SD Simplified Specification</u> from the SD Card Association covers most of the protocol
- The full SD specification is available after joining the SD Card Association

3.10.3 Compatibility

MMC, SD, and SDHC cards are broadly compatible at the electrical and framing level. A properly designed controller should be able to handle them all. Some differences are:

- MMC cards are available in both High Voltage (2.7 3.6 V) and Dual Voltage (2.7 3.6 and 1.70 - 1.95 V)
- MMC is designed to support multiple cards on the same bus
- During initialisation MMC cards are clocked at 400 kHz or less
- MMC, SD, and SDHC all have different initialisation sequences

3.10.4 Protocol

The protocol is a strict master/slave arrangement where data is clocked synchronously from the host to the card or from the card to the host over digital lines. Commands are sent from the host to the card and all commands have either no response, a 48 bit response, or a 136 bit response. Some commands may also start a data transfer to or from the card.

There are three types of signal:

- CLK, carrying the clock signal from the host
- CMD, carrying commands from the host and responses from the card
- DAT, carrying data from the host or data from the card

There may be 1, 4, or 8 DAT lines. SD Cards can run at 0 - 25 MHz in Default Mode or 0 to 50 MHz in High-Speed Mode. MMC cards come in different grades that can run at up to 20, 26, or 52 MHz. No matter what all cards start up in 3.3 V, single DAT, and low speed mode with any other features negotiated during the initialisation.



3.10.5 Physical layer

All communication are at 3.3 V logic levels with 3.3 V being a high and 0 V being a low. CLK comes from the host and idles low. CMD and DAT are bidirectional and idle high. All are driven in a push/pull mode for speed.

Data is clocked into the host or card on the rising edge of CLK and changes on the falling edge. This is equivalent to the SPI (0, 0) mode.

3.10.6 Framing

The framing is a bit unusual. It feels like it was written by a embedded software engineer instead of a hardware or protocol engineer as the framing and use of CRCs is unusual and inconsistent. The advantage is that the framing maps through to a software only implementation pretty well.

All transfers start with a zero start bit and finish with a one stop bit. A card may signal that it is still working on the response by keeping the CMD line high until the response is ready.

All commands are 48 bits (6 bytes) long and all responses are either 48 bits (6 bytes) or 136 bits (17 bytes) long. The 48 bit transfers can be thought of as an 8 bit message ID, 32 bit argument, and 8 bit checksum.

Bytes are transferred most significant bit first. Words are transferred most significant byte first.

3.10.7 Commands and Responses

A command or response has the following format:

| Bit | # | Value | Name |
|-------|----|---------------------------------|-----------------|
| 47 | 1 | 0 | Start bit |
| 46 | 1 | 1 for commands, 0 for responses | Transmitter bit |
| 45-40 | 6 | | Command ID |
| 39-8 | 32 | | Argument |
| 7-1 | 7 | | CRC |



0 1 1 Stop bit The CRC is a 7 bit CRC with polynomial $x^7 + x^3 + 1$. A table driven form can be found in the Linux kernel under lib/crc7.c. Bitwise forms may be generated using pycrc with the parameters --width=7 --poly=9 --reflect-in=0 --reflect-out=0 --xor-out=0 --xor-in=0 --generate c --algorithm=bit-by-bit-fast

such as

```
for (int b = 0; b < 8; b++)</pre>
{
    uint bit = crc \& 0x40;
    if ((data & 0x80UL) != 0)
    {
         bit ^= 0x40;
    }
    data <<= 1;</pre>
    crc <<= 1;</pre>
    if (bit != 0)
    {
         crc ^= 0x09;
    }
}
```

Note that the final CRC must be ANDed with 0x7F.

The CRC seed is zero and is calculated over the start, transmitter, command ID, and argument fields. The resulting CRC is compared for equality with the CRC from the message.

Some examples are:

An APP_CMD (55) command that prefixes a SD specific command Bytes: 0x77000000065 Fields:

> Page 35



- Start bit = 0
- Transmitter = 1
- Command = 55 (decimal)
- Argument = 00000000
- CRC = 0x32
- Stop bit = 1

The CRC can be generated by feeding 0x77, 0x00, 0x00, 0x00, 0x00 into the CRC function above.

- Start bit = 0
- Transmitter = 0 (this is a response)
- Response = 55 (decimal)
- Argument = 00000120
- CRC = 0x41
- Stop bit = 1

- Start bit = 0
- Transmitter = 0 (this is a response)
- Response = 3 (decimal)
- Argument = 0xB3680500
- CRC = 0x0C
- Stop bit = 1


Note that this cards Relative Card Address (RCA) is 0xB368

3.10.8 Data

Data has the following format:

| Bit | # | Value | Name |
|---------|-------|-------|-----------|
| 4113 | 1 | 0 | Start bit |
| 4112-17 | 512*8 | | Data bits |
| 16-1 | 16 | | CRC |
| 0 | 1 | 1 | Stop bit |

Note that this is for a typical transfer of a block of 512 bytes. The host knows from the command that was sent how many bytes to expect back. There is no other way of knowing the message length.

The CRC is is the ITU-T V.41 16 bit CRC with polynomial 0x1021. A table driven version can be found in the Linux kernel under <u>lib/crc-itu-t.c</u>. Note that there is no such thing as 'the' CRC16 so make sure you get the right one.

Unlike the commands or responses the CRC is calculated over all of the data bytes and does not include the start bit. The calculated CRC is checked for equality with the received CRC.

PENDING: Add an example data message with CRC.

3.10.9 Handover

The CMD and DAT lines are bidirectional. Handover occurs at the end of a command where both the host and the card switch to input mode for two clocks before the card starts driving in push/pull mode. Some commands must be responded to in a fixed number of clocks but most allow an arbitrary time before the response must start.

3.10.10 Initialisation

To initialise a SD or SDHC card, send the following:

- Write 74 clocks with CMD and DAT high
- Write CMD0 GO_IDLE_STATE. This will reset the card.
- Write CMD8 SEND_IF_COND for 3.3 V parts. If any SDHC cards are

Page



present then you will get a wired-OR response with 0x3F as the command and 0xFF as the CRC and stop bit. Note that this must be sent or SDHC cards will not respond to the following steps

- Write CMD55 APP_CMD
- Receive a 55 response
- Write ACMD41 SD_SEND_OP_COND
- Expect a wired-OR response with 0x3F as the command and 0xFF as the CRC and stop bit
- Check the ready bit in the previous response. If the card is not

ready then repeat the CMD55/ACMD41 until it is

- Write CMD2 ALL_SEND_CID
- Expect a wired-OR response with 0x3F as the command and 0xFF as the CRC and stop bit
- Write CMD3 SEND_RELATIVE_ADDR
- Expect a 3 response. The upper two bytes of the argument is the

Relative Card Address (RCA) which is used in the next step

- Write CMD7 SELECT_CARD with the RCA
- Expect a 7 response

The card is now selected and ready to transfer data. See Figure 4-1 'SD Memory Card State Diagram' in the simplified spec for more information.

See section 4.7.4 'Detailed Command Description' in the simplified spec for more information on the commands and responses.

MMC cards are initialised using a similar but different method.

An example flow captured from Linux on a SC2440 is:

| Phase | Command | Response | Notes |
|-------|---------|----------|-------|
| | | | |



| CMD0 | 400000000 95 | None | |
|--------------------------------|------------------|------------------------------------------|--------------------------|
| CMD55 | 7700000000 65 | 37000012083 | |
| ACMD41 SEND_OP_COND | 6900100000 5F | 3F00FF8000FF | Card is busy |
| CMD55 | 7700000000 65 | 37000012083 | |
| ACMD41 | 6900100000 5F | 3F00FF8000FF | Card is still busy |
| CMD55 | 7700000000 65 | 37000012083 | |
| ACMD41 SEND_OP_COND | 6900100000 5F | 3F80FF8000FF | Card is ready |
| CMD2 ALL_SEND_CID | 4200000000 4D | 3F1D4144534420202010A0400BC1008 8ADFF | |
| CMD3 SEND_RELATIVE_A DDR | 4300010000 7F | 03B368050019 | RCA of 0xB36 8 |

Note the missing CMD8 as this controller does not support SDHC. I didn't capture the final CMD7.

3.10.11 Reading

Once initialised reading from a card is straight forward.

To read a single page:

- Send CMD17 READ_SINGLE_BLOCK with the offset to read from as the argument
- Receive on the DAT lines
- Send CMD12 STOP_TRANSMISSION once the block has been received



To read consecutive pages:

- Send CMD18 READ_MULTIPLE_BLOCK with the starting offset as the argument
- Receive as many blocks as you want on the DAT lines
- Send CMD12 STOP_TRANSMISSION once the done

Note that there will be a response to these commands and the response may be interleaved with the data. See Figure 3-3: (Multiple) Block Read Operation for more information.

On SDHC cards the offset is in terms of 512 byte blocks. On SD cards the offset is in bytes and the number of bytes received depends onCMD16 SET_BLOCKLEN

3.11 Power Input

The MaxProLogic is designed to be operated from one of four different power sources:

- Standard USB cable from Laptop/PC.
- +5 VDC wall charger (phone charger) through USB cable.
- +4.5 to +5.5 VDC supplied through the DC power jack.

This provides power for a high-efficiency switching regulator on-board to provide +3.3 VDC. The power supply provides reliable power under dynamic loads and high frequency switching internal to the FPGA.

3.12 On/Off Control

The MaxProLogic is equipped with an On/Off circuit. This circuit consists of a push button switch that is momentary contact and a MAX16054 controller chip. The controller senses the change in state of the momentary switch and drives the output "PWR_ENABLE" signal to the +3.3 VDC power supply. The enable pin of the TPS54229 has the following truth table:

| Enable Pin | Output of TPS54229 |
|------------|-----------------------|
| High | +3.3 V |
| Low | 0V |







Use the Pushbutton SW1 to turn the power on to the MaxProLogic.



The TPS54229 Synchronous Buck Regulator will take any noisy input power and provide a smooth stable output. It has a fast transient response with a large inductor on the output.

Page 41





The MAX16054 Controller chip also has a 'CLEAR' input. This input allows secondary device to cause a shutdown. The CLEAR input has the following truth table:

| Clear Pin | Output of TPS54229 |
|-----------|-----------------------|
| High | +3.3 V |





The On/Off controller can be bypassed and allow the MaxProLogic to power up whenever power is applied. The JMP2 provides the bypass. Set the jumper to the '1' position to use the On/Off pushbutton switch. Uses the '2' position to allow the MaxProLogic to power up with board power.

3.13 Communications Interface

The MaxProLogic is equipped with a communications port that is compatible with FTDI Breakout Boards. It is a 6 pin female header that connects directly with most Breakout boards. The Communications Connector provides a path between the FTDI Breakout Board and the MAX10 FPGA. It brings both the RX and TX signals into the FPGA at the following pins.

| Communications | MaxProLogic | FPGA Signal | MAX 10 Pin |
|----------------|-------------|---------------|------------|
| Connector-Pin | Schematic | | Number |
| Number | Signal | | |
| J9-1 | NC | | |
| J9-2 | RX | COMMS_UART_RX | 92 |
| J9-3 | TX | COMMS_UART_TX | 93 |
| J9-4 | VCC | | |
| J9-5 | NX | | |
| J9-6 | GND | | |







The MaxProLogic Communications Interface is compatible with both +5V and +3.3V Breakout Boards. The JMP1 provides a user selection jumper to select the +5V and +3.3V interface. There

> Page 44



are two 74LVC1G17 Schmitt Trigger chips to provide voltage level compatibility with the FPGA.

The FPGA must run Verilog code to perform the full duplex UART communications. The code must decode in the incoming RX signal and produce the outgoing TX signals with an accuracy of greater than 99%. This means up to 1% error is acceptable. The UART signals are based on a protocol. Where the UART protocol indicates one start bit, eight data bits and one stop bit.



Each bit of the protocol must assert in the allocated time slot for each bit. What this means is that the clock used to time each bit of the protocol is embedded in the data. Both the sending device and receiving device must use the same clock rate. This embedding of the clock into data rate is called the baud rate.

The baud rate describes the data rate in bits per second. The timing diagram for a baud rate of 115,200 is 8.68 microseconds per bit.





For the incoming RX signal, the FPGA must sample each bit of the protocol at four times per bit. This sampling rate is critical as the sending device clock and the receiving device clock are not synchronized. If the sampling rate is too low, a transition may be missed. If the sampling rate is only two times greater than the period of the receive device clock, samples could fall in the rising of falling edge of the received signal. Any time a sample occurs on the rising or falling edge, it runs the risk of reading a metastable result or undetermined result.



The Verilog code is written so that a special Baud Rate Clock is used to drive the UART Receive Block.

Page 46





This code will use the Baud Rate Clock to drive a conditional if statement. The if statement will branch when a transition occurs and records the state of the signal (1 or 0). The Baud Rate Clock must be set to four times the incoming signal bit rate.

3.14 JTAG Interface

The MaxProLogic has a 5x2 header for use in programming the MAX10 FPGA via JTAG. The connector is located in the bottom right corner of the MaxProLogic. It is shrouded and keyed to allow easier insertion.





This connector uses the standard Altera Blaster connector pinout.



The VCC(TRGT) is set to +3.3V on the MaxProLogic. There are no jumper settings to make in order to program the MAX10 FPGA. Just connect a compatible Blaster to the connector and the PC, then use the Quartus software to program the FPGA.





4 Powering the MaxProLogic

You can run the MaxProLogic from a laptop with 2.5W of power. Or you can run it from the +5V @ 2A wall USB chargers for 10W of power. The barrel connector can handle up to +5.5V @ 3 A for 15W of power.

- Standard USB cable from Laptop/PC.
- +5 VDC wall charger (phone charger) through USB cable.
- +4.5 to +5.5 VDC supplied through the DC power jack.





The barrel connector is the typical size used on many popular DIY boards such as the Arduino series. It has the following mechanical specs:

- 2.0mm Inner Diameter
- 5.5mm Outer Diameter

The barrel connector does not include a diode protection to prevent reverse polarity connection. So, care must be exercised when connecting up your cable to the barrel connector. Please ensure the correct polarity connections are made before connecting to the MaxProLogic. Also, there is no discrete protection to the power input. The power supply does include a high current protection circuit. The current limit is around 4.7Amps. But, the MaxProLogic is only designed to handle 2Amps of current. So, damage may occur to the MaxProLogic if the user does not exercise care in design and use of the Inputs/Outputs.



Power the MaxProLogic directly from the PC. +5V@0.5A





Power the MaxProLogic directly from the wall charger. +5V@2A

5 Installing Quartus

You must install Quartus Prime to configure the CycloFlex. Altera Quartus Prime must be downloaded from the Altera website.

Download the Quartus Prime by following the directions in the Section Downloading Quartus.

5.1.1 Downloading Quartus

The first thing to do in order build a project in Quartus is to download and install the application. You can find the latest version of Quartus at:

Intel FPGA Quartus Prime Lite

Please be advised, Intel is prone to changing their website graphics every few months. The guide below is several months out of date. Please follow the latest instructions on the Quartus Prime Lite Download website. The instructions here are only meant as a guide to getting the software downloaded.



You will first need to apply for an account with Intel. Then use your login and password to access the download site. Click on the Download Windows Version.

| PRODUC | TS SUPPORT | SOLUTIONS DEV | ELOPERS PARTNERS | FOUNDRY | | | Q Search Intel.com |
|----------------|----------------------------------------------------|------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|--------------------------------------------------------------|--------------------------------------------------|--------------------|
| oftware Downlo | oad Center 🗸 | | | | | | |
| | Intel® Windo | Quartus® ows | ⁹ Prime Lite E | Edition Design Sc | oftware Vers | ion 22.1 fc | or |
| | ID | Date | Software Type | Software Package | Version | Operating Sy | stems |
| | 757262 | 11/4/2022 | FPGA Developmen | nt 👻 Quartus® Prime Lite | ✓ 22.1 | ✓ Windows | ~ |
| | The Intel® Qua and follow the Users should | artus® Prime Lite Editi e technical recommer promptly install the la | ion Design Software, Version Idations to help improve sec atest version upon release. | n 22.1 includes functional and security u curity. Additional security updates are pla | pdates. Users should keep anned and will be provided | their software up-to- as they become ava | date liable. |
| | Intel® Quartus a newer versio subscribe to c | s [®] Prime Lite Edition E on, or all devices supp our customer notificat | Design Software, Version 22. Doorted by this version are ob tion mailing list. | 1 is subject to removal from the web wh solete. If you would like to receive custo | en support for all devices ir mer notifications by e-mail | n this release are ava I, please subscribe to | ilable in our |
| | If you are usin version 22.1, (| ng floating license ser doesn't work with old | ver for Intel FPGA software, y version of daemon software | you need to upgrade to the latest license e. You can download the daemon softwa | e daemon software (v11.18 Ire from this link | I.2.0). Intel FPGA soft | ware, |
| | To find softwa • Refer to the • Use the So | are versions that supp e Device Support List oftware Selector | oort specific device families: | | | | |
| | | | | | | | |

Scroll down the page to the "Downloads" section.



Feedback

| Critical Issues and Patches for the Intel® Quartus® Prime Lite Edition Software, Version 22.1. Knowledge Base: Search for Errata. Problems and Answers on specific IP or Products. |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Downloads Multiple Download Individual Files Additional Software Copyleft Licensed Source |
| Multiple Download |
| Intel [®] Quartus [®] Prime Lite Edition Software (Device support included) |
| Download Size: 5.5 GB Quartus-lite-22.1std.0.915-windows.tar SHA1: 86cd25b014999bbbb4c2f0a38bfc3442438759d4 |
| ** Nios⁹ II EDS on Windows requires Ubuntu 18.04 LTS on Windows Subsystem for Linux (WSL), which requires a manual installation. ** Nios⁹ II EDS requires you to install an Eclipse IDE manually. ** Total space required is 26.10 GB including tar file (5.48 GB), untarred files (5.48 GB) and installation (15.13 GB) What's Included? |
| Download and install instructions: 1. Download the software tar file and the appropriate device support files. 2. Extract the files into the same temporary directory. 3. Run the setuplat file. Read Intel® FPGA Software Installation FAQ |
| Note: The Intel [®] Quartus [®] Prime software is a full-featured EDA product. Depending on your download speed, download times may be lengthy. |
| Detailed Description |
| System Requirements: |
| Operating System Support |

Click on the "Download Quartus-lite-22.1 xxxxx Windows Tar.



| | Critical Issues and Patches for the Intel® Quartus® Prime Lite Edition Software, Version 22.1. Knowledge Base: Search for Errata. Problems and Answers on specific IP or Products. | |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| | Downloads | |
| | Multiple Download Individual Files Additional Software Copyleft Licensed Source | |
| | Multiple Download | |
| Feedback | Intel [®] Quartus [®] Prime Lite Edition Software (Device support included) Download Quartus-lite-22.1std.0.915-windows.tar ** Nios [®] II EDS on Windows requires Ubuntu 18.04 LIS on Windows Subsystem for Linux (WSL), which requires a manual installation. ** Nios [®] II EDS requires you to install an Eclipse IDE manually. ** Total space required is 26.10 GB including tar file (5.48 GB), untarred files (5.48 GB) and installation (15.13 GB) What's Include? | |
| | Download and install instructions: 1. Download the software tar file and the appropriate device support files. 2. Extract the files into the same temporary directory. 3. Run the setupbat file. Read Intel® FPGA Software Installation FAQ Note: The Intel® Quartus® Prime software is a full-featured EDA product. Depending on your download speed, download times may be lengthy. | |
| | Detailed Description | |
| | System Requirements: Operating System Support | |
| 1.1 1 | Minimum Disk Space for Intel [®] FPGA Software | |

Click through the Legal Stuff.



| (intel) | Software License Agreement |
|-------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | Legal Disclaimer |
| PLEASE NO and security it term, which is Intel® FPGA Quartus® Pri Builder for In | DTE: This version of software ("Software") does not contain the latest functional updates. In order to use this version, you must first acknowledge the following upplements and supersedes any inconsistent provision in the version of the . Software License Subscription Agreement for the product (e.g., Intel® me Software, Intel® HLS Compiler, Intel® FPGA SDK for OpenCL™, DSP utel® FPGAs, or Advanced Link Analyzer) with which you use the Software: |
| Intel does no | give or enter into any condition, warranty, or other term: |
| i. with re infecti | spect to any malfunctions or other errors in its Software caused by virus, on, worm or similar malicious code not developed or introduced by Intel; or |
| ii. to the includ service arising Softwa respec | effect that any Software will protect against all possible security threats, ng intentional misconduct by third parties. Intel is not liable for any downtime or e interruption, for any lost or stolen data or systems, or for any other damages out of or relating to any such actions or intrusions or resulting from use of are. Intel does not give or enter into any condition, warranty, or other term with to interoperability. |
| Intel does no information, below to con | t warrant or assume responsibility for the accuracy or completeness of any text, graphics, links or other items within the Software. Please click "Accept" tinue the download process. |
| | Accept |
| Ter | ms of Use Privacy Legal Information © Intel Corporation |

This will start the download.



| | × | (|
|---------------------------------------------------------------------------------------------------------------------------|------------------------|----------|
| Google Maps 🗅 EPT 🗅 Banks 🗅 Electronics 🗀 News 🗋 Music 🗅 Pay 🗅 Markets 🗅 Reference 🗅 Knowledge | 🗅 Tickets 🗅 Nights 🛛 🚿 | |
| (intel) Software License Agreement | | |
| Thank you. Your document should download automatically. If the file does not start to download, please click this link | CHECK THE DOWNLOAD PRC | GRESS |
| Terms of Use Privacy Legal Information © Intel Corporation | | |

The file is 13.9 GB (or greater), so this could take a couple of hours depending on your internet connection. When download is complete, store the *.tar file in a directory on your PC.



| 📑 💆 📑 🖛 C:\Jolly\Downloads\Altera_Intel_FPGA\Quartus Prime 20.1 | | |
|---------------------------------------------------------------------|-------------------------------------------|---------------|
| File Home Share View | | |
| ← → ~ ↑ 🔒 > This PC > Local Disk (C:) > Jolly > Downloads > A | Altera_Intel_FPGA → Quartus Prime 20.1 | |
| Code_FPGA | ↑ Name | Date modified |
| Documents | | |
| Downloads | | In |
| Allegro | | |
| Altera_Intel_FPGA | | |
| Quartus Prime 16 | ▲ ▲ | |
| Quartus Prime 17.1 | | |
| 🔒 Quartus Prime 18.1 | | |
| 📙 Quartus Prime 20.1 | | |
| AtmosFX | | |
| Camtasia | | |
| FTDI | | |
| HyperSerialPort | | |
| 🦊 🎚 💆 📙 🗧 🛛 C:\Users\nelso\Downloads | | |
| File Home Share View | | |
| ← → ✓ ↑ ↓ > This PC > Local Disk (C:) > Users > nelso > Downloa | ads | |
| 📃 This PC | ^ Name | |
| 🧊 3D Objects | ✓ Today (1) | |
| 🔜 Desktop | Quartus-lite-20.1.0.711-windows.tar | |
| Documents | Earlier this week (1) | |
| 🖊 Downloads | A Label-501986027.pdf | |
| 👌 Music | × Last week (1) | |
| Pictures | Last WCCK (1) 1 Jabel 501/22709 pdf | |
| Videos | (***) Label-301432/98.pdf | |
| Local Disk (C:) | ✓ Last month (18) | |

Use a tool such as WinZip to Extract the *.tar file.



| 💐 🔡 💕 🚺 🚽 Quartus-lite-2 | 20.1.0.711-win | dows - WinZip Evaluation | Version - 21 days left | - 🗆 X |
|--------------------------------------------------------------------|----------------|--------------------------------------|------------------------------------------------------------------------|-------------------------------------|
| File Unzip/Share Edit | Backup To | pols Settings Vie | w Help Buy Now | ~ 😮 |
| | D BUY I | Activate WinZip Purchase risk-fr | b before your trial runs out! ee TODAY from our secure online shop. | BAN MINIMARY |
| Files 🖈 + | 0.12 | artus-lito-20 | 10711-windows tar | Actions |
| < Files > | | intus-inte-20 | .1.0.7 11-001100003.tdf | Unzip All Files |
| Recent Zip Files Quartus-lite-20.1.0.7tar Quartus Prime 20.1 | | components Type: Folder | Date modified: 6/6/2020 6:33 PN | Unzip to: \Quartus-lite-20.1 |
| Browse & Manage Files | | readme.txt Type: Readme Documer | Date modified: 6/6/2020 7:09 PM nt Size: 8.51 KB → 8.51 KB | Convert & Protect Files |
| Frequent Folders | | setup.bat Type: Windows Batch Fil | Date modified: 6/6/2020 7:09 PM le Size: 1.07 KB → 1.07 KB | When adding files to this Zip file: |
| This PC 648 GB free of 930 GB | | | | Reduce Photos Off |
| Network | | | | Remove Info Off |
| Shared Files | | | | Convert to PDF Off |
| Add Cloud | | | | Combine PDFs Off |
| | 3 iter | m(s) | Zip File: 11 item(s), 5 | Save or Share Zip |
| | | | | |

The tool will unpack all files.

| WinZip | | | × |
|--------------------------------------|-------------|---|---|
| Extracting ModelSimSetup-20.1.0.711 | -windows ex | | |
| Extracting modelsinisetup-20.1.0.711 | -windows.ex | C | |
| | | | |
| | | | |
| Cancel | | | |

5.1.2 Quartus Installer

When the unpacking finishes from the previous section, double click the setup.bat file in the download folder.



| 📙 💆 📙 🛛 (C:\Jolly\Downloads\Altera_in | ntel_FPGA\Quartus Prime 20.1 | | | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|-----------------------------------------|-------------------------|-----------------------------------------|--------------------|
| File Home Share View | | | | | |
| Image: Weight of the second secon | Move Copy to * Copy | New item ▼ ↑ Easy access ▼ folder | Properties ▼ History | Select all Select none Invert selection | |
| Clipboard | Organize | New | Open | Select | |
| ← → × ↑ 📙 → This PC → Local Disk | : (C:) > Jolly > Downloads > Alte | ra_Intel_FPGA → Quartus | Prime 20.1 | | |
| Quartus Prime 16 | | ^ Name | ^ | Date modified | Туре |
| Quartus Prime 17.1 | | components | | 8/8/2020 12:58 PM | File folder |
| Quartus Prime 18.1 | | Quartus-lite-20 | .1.0.711-windows.tar | 8/8/2020 12:25 PM | WinZip File |
| > 🔄 Quartus Prime 20.1 | | readme.txt | _ | 6/6/2020 7:09 PM | Text Document |
| > AtmosFX | | setup.bat | | 6/6/2020 7:09 PM | Windows Batch File |
| > 📙 Camtasia | | | | | |
| > 📙 FTDI | | | | | |
| > HyperSerialPort | | | | | |

Click "Next" on the Introduction Window.



| 🕤 Installing Quartus Prime L | ite Edition (Free) 20.1.0.711 — 🗆 🗙 |
|------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | Setup - Quartus Prime Lite Edition (Free) 20.1.0.711 |
| inter | Welcome to the Quartus Prime Lite Edition (Free) 20.1.0.711 Setup Wizard. The Quartus Prime software requires that your system have sufficient physical RAM to compile designs targeting specific devices. You can check the "Memory Recommendations" section in the "Quartus Prime Software and Device Support Release Notes" (https://www.intel.com/content/www/us/en/programmable/documentation/lit-rn.html) for detailed memory requirements for a particular device. For more information about Intel FPGA software, go to https://www.intel.com/content/www/us/en/products/programmable.html. |
| | |
| | < Back Next > Cancel |

Click the checkbox to agree to the license terms. Then click "Next".



| 🕞 Installing Quartus Prime | Lite Edition (Free) 20.1.0.711 | | - | | × |
|-------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------|----------|-----|
| License Agreement | | | | in | tel |
| You can view the full license ; files before the installation. \ http://fpgasoftware.intel.co | agreement at the link below or useinstall_lic option from comma ou must accept the terms of the agreement before continuing wit <u>m/eula/</u> | nd-line to g th the insta | et the license allation. | agreemen | ıt |
| QUARTUS PRIME AND I Intel, Quartus and the I or its subsidiaries in the trademarks and trade r respective owners. | NTEL FPGA IP LICENSE AGREEMENT, VERSION 20.1 ntel logos are trademarks of Intel Corporation e US and other countries. Any other ames referenced here are the property of their | | | | ^ |
| DO NOT DOWNLOAD, II LICENSED SOFTWARE CONDITIONS OF THIS | ISTALL, ACCESS, COPY, OR USE ANY PORTION OF THE JNTIL YOU HAVE READ AND ACCEPTED THE TERMS AN AGREEMENT. BY INSTALLING, COPYING, ACCESSING, O | E ID IR | | > | • |
| Do you accept this license? | I accept the agreement I do not accept the agreement | | | | |
| InstallBuilder | < B | ack | Next > | Can | cel |

Click "Next" and accept the defaults.

At the Select Products Window, de-select the Quartus Prime Supbscription Edition by clicking on its check box so that the box is not checked. Then click on the check box by the Quartus Prime Web Edition (Free).



| 📚 Installing Quartus Prime Lite Edition (Free) 20.1.0.711 | - | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------|---------|
| Select Components | | (intel) |
| Select the components you want to install | | |
| Quartus Prime Lite Edition (Free) Quartus Prime (includes Nios II EDS) (9313MB) Quartus Prime Help (508, 4MB) Devices Quartus Prime I (536, 5MB) MAX II/V (13, 1MB) MAX 10 FPGA (360, 3MB) ModelSim - Intel FPGA Starter Edition (Free) (4318, 8MB) ModelSim - Intel FPGA Edition (4318, 8MB) | Installs Arria II device support. (536.5MB) | |
| Instalidulider | < Back Next > | Cancel |

Click "Next" to accept the defaults



| 📚 Installing Quartus Prime Lite Edition (Free) 20.1.0.711 | — | |
|--------------------------------------------------------------------------------------------------------------------------------|--------|---------|
| Ready to Install | | (intel) |
| Summary: Installation directory: C:\intelFPGA_lite\20.1 Required disk space: 16760 MB Available disk space: 657864 MB | | |
| InstallBuilder | Vext > | Cancel |

Click "Next" to accept the defaults



| 🕞 Installing Quartus Prime Lite Edition (Free) 20.1.0.711 | | - | | × |
|---------------------------------------------------------------------------------------------------------|--------|--------|------|----|
| Installing | | | (int | el |
| Wait while Setup installs Quartus Prime Lite Edition (Free) 20.1.0.711 Installing Unpacking files | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| Testallo, ildas | | | | |
| Installbuilder | < Back | Next > | Cano | el |

Wait for the installation to complete.







| 🕤 Installing Quartus Prime I | ite Edition (Free) 20.1.0.711 | - | | × |
|------------------------------|-----------------------------------------------------------------------------|----|------|----|
| | Quartus Prime Lite Edition (Free) 20.1.0.711 Installation Complete | | | |
| inter | Setup has finished installing Quartus Prime Lite Edition (Free) 20.1.0.711. | | | |
| | < Back Fini | sh | Cano | el |

Click "Ok", then click "Finish". The Quartus Prime is now installed and ready to be used.



| 🕞 Quartus Prime 20.1 Lite Edition 🛛 🗙 | |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| Thank you for installing the Quartus Prime software - the #1 in performance and productivity. To upgrade to a full featured edition, please https://www.intel.com/content/www/us/en/products/programmable.html. | |
| Select one of the following licensing options to continue: | |
| Select one of the following options | |
| O Buy a Quartus Prime software license | |
| O Run the Quartus Prime software | |
| O Add an IP license file (for users who have purchased IP) | |
| OK Cancel | |

At this point the Quartus Prime Lite software is installed. Go to the Windows button and type in "quartus" at the search prompt.





The Windows Search should locate the installed version of Quartus. Click on the icon and the software should load properly. If this does not occur, contact Earth People Technology for support. There are three methods to contact EPT for support:

https://www.earthpeopletechnology.com->Forums support@earthpeopletechnology.com sales@earthpeopletechnology.com

> Page 68



6 Compiling, Synthesizing, and Programming the FPGA



The FPGA on the EPT-10M04-AF-S2can be programmed with the Active Transfer Library and custom HDL code created by the user. Programming the FPGA requires the use of the Quartus Prime Lite software and a standard USB cable. There are no extra parts to buy, just plug in the USB cable. Once the user HDL code is written according to the syntax rules of the language (Verilog and VHDL) it can be compiled and synthesized using the Quartus Prime Lite software. This manual will not focus on HDL coding or proper coding techniques, instead it will use the example code to compile, synthesize and program the FPGA.

6.1 Setting up the Project and Compiling

Once the HDL code (Verilog or VHDL) is written and verified using a simulator, a project can be created using Quartus Prime Lite. Writing the HDL code and simulating it will be covered in later sections. Bring up Quartus Prime Lite, then use Windows Explorer to browse to c:/altera/xxx/quartus/qdesigns create a new directory called: "EPT_10M04_AF_Blinky".

| rganize 👻 📜 Open 🛛 Include in library 💌 | Share with | Burn New folder | | | | |
|-----------------------------------------|------------|-------------------------|-------------------|-------------|------|--|
| 퉬 bin | * | Name | Date modified | Туре | Size | |
| bin64 | | EPT Transfer Test | 3/13/2013 8:52 PM | File folder | | |
| je common | | ir filter | 3/3/2013 1:38 AM | File folder | | |
| usp | | incr_comp_makefile | 3/3/2013 1:38 AM | File folder | | |
| J drivers | E | 퉬 vhdl_verilog_tutorial | 3/3/2013 1:38 AM | File folder | | |
| dsp_builder | | | | | | |
| eda | | | | | | |
| Ekseries | | | | | | |
| linf | | | | | | |
| adesigns | | | | | | |
| EPT Transfer Test | | | | | | |
| ir filter | | | | | | |
| incr_comp_makefile | | | | | | |
| whdl_verilog_tutorial | | | | | | |
| sopc_builder | | | | | | |
| 👜 altera_inspector.log.zip | | | | | | |
| 01 | - | | | | | |





Open Quartus Prime Lite by clicking on the icon



Under Quartus, Select File->New Project Wizard. The Wizard will walk you through setting up files and directories for your project.





At the Top-Level Entity page, browse to the c:/altera/xxx/quartus/qdesigns directory to store your project. Type in a name for your project "EPT_10M04_AF_S2_Top".



| Directory Name Top-Level Entity [page 1 of 5] | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| Directory, Name, Top-Level Littly [page 1 01 5] | |
| What is the working directory for this project? | |
| C:/altera/12.1sp1/quartus/qdesigns/EPT_Transfer_Test | |
| What is the name of this project? | |
| EPT_570_AP_U2_Top | |
| What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design fil | e. |
| EPT_570_AP_U2_Top | |
| Use Existing Project Settings | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | Hele |

Select Next. At the Add Files window: Browse to the $Projects_HDL EPT_10M04_AF_Blinky \src folder of the EPT USB-FPGA Development System CD. Copy the files from the \src directory.$

• EPT_10M04_AF_S2_Top.v


| ≥gory: | | | Device | | | | | |
|---------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------|------------|--|--|--|--|--|
| General | Files | | | | | | | |
| Files Libraries | Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project. | | | | | | | |
| Operating Settings and Conditions Voltage | File name: | | Add | | | | | |
| Temperature Compilation Process Settings | | Туре | Add All | | | | | |
| Early Timing Estimate | /EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/write_control_logic.v /EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/read_control_logic.v | Verilog HDL File | Remove | | | | | |
| Physical Synthesis Optimizations | /EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/mem_array.v | Verilog HDL File | Lin | | | | | |
| Design Entry/Synthesis | /EPT USB-CPLD Development System CD/Projects_HDL/EPT_transfer_test/src/EPT_570_AP_U2_Top.v | Verilog HDL File | | | | | | |
| Simulation Formal Verification | /EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/active_trigger.vqm /EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/active_transfer_lbrary.vqm | Verilog Quartus Ma Verilog Quartus Ma | Down | | | | | |
| Board-Level | /EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/active_transfer.vqm /EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/src/active_block_vqm | Verilog Quartus Ma Verilog Quartus Ma | Properties | | | | | |
| VHDL Input | ILF I OSD-CFLD Development System CD/Flojetta_iDE/LFT_ITEMBIEL_FESGELGEtuve_biock.vgm | Veniog Quartus Ma | | | | | | |
| Verilog HDL Input Default Parameters | | | | | | | | |
| Fitter Settings | | | | | | | | |
| Assembler | | | | | | | | |
| Design Assistant SignalTap II Logic Analyzer | | | | | | | | |
| Logic Analyzer Interface PowerPlay Power Analyzer Settings | | | | | | | | |
| SSN Analyzer | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | ۲. III | ÷. | | | | | | |
| | | | | | | | | |

Select Next, at the Device Family group, select MAX II for Family. In the Available Devices group, browse down to 10M04SAE22 for Name.



| Device family | | | Show in 'Ava | able devices' list | | |
|-----------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|-----------------------------------------|--------------------|--------------------------|---|
| Family: MAX II | | | ▼ Package: | Anv | | • |
| | | | | <u> </u> | | |
| Devices: All | | | Pin count: | Any | | • |
| Taroet device | | | Speed grade | Any | | - |
| A standard and a stand has the Fitter | | | Name filter: | | | |
| O Auto device | selected by the Fitte | er | | | | ~ |
| Specific dev | ice selected in 'Availa | able device | es' list 🛛 🗹 Show ad | anced devices | HardCopy compatible only | |
| Other: n/a vailable devices: | 6 . H B | | | | | |
| Other: n/a vailable devices: Name | Core Voltage | LEs | | UFM bk | ocks | |
| Other: n/a wailable devices: Name EPM570T100C3 | Core Voltage | LEs 570 | 1 | UFM bk | ocks | ^ |
| Other: n/a vailable devices: Name EPM570T100C3 EPM570T100C4 | Core Voltage 3.3V 3.3V | LEs 570 570 | 1 | UFM bk | ocks | |
| Other: n/a vailable devices: Name EPM570T100C3 EPM570T100C4 EPM570T100C5 | Core Voltage 3.3V 3.3V 3.3V | LEs 570 570 570 | 1 1 1 1 | UFM bk | ocks | |
| Other: n/a vailable devices: Name EPM570T100C3 EPM570T100C4 EPM570T100C5 EPM570T10015 | Core Voltage 3.3V 3.3V 3.3V 3.3V 3.3V | LEs 570 570 570 570 570 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | UFM bk | ocks | |
| Other: n/a wailable devices: Name EPM570T 100C3 EPM570T 100C4 EPM570T 100C5 EPM570T 100L5 EPM570T 14463 | Core Voltage 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V | LEs 570 570 570 570 570 570 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | UFM bk | ocks | |
| Other: n/a vailable devices: Name PM570T100C3 PM570T100C4 PM570T100C5 PM570T100C5 PM570T104C4 PM570T144C5 | Core Voltage 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3 | LEs 570 570 570 570 570 570 570 570 | | UFM bl | ocks | |
| Other: n/a vailable devices: Name EPM570T100C3 EPM570T100C4 EPM570T100C5 EPM570T100C5 EPM570T144C5 EPM570T144C5 | Core Voltage 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V 3.3V | LEs 570 570 570 570 570 570 570 570 570 570 | | UFM bl | ocks | |

Select Next, leave defaults for the EDA Tool Settings.



| Tool Type | Tool Name | Format(s) | Run Tool Automatically |
|------------------------|------------------|---------------|-----------------------------------------------|
| Design Entry/Synthesis | <none></none> | <none></none> | Run this tool automatically to synthesize the |
| Simulation | <none></none> | <none></none> | Run gate-level simulation automatically after |
| Formal Verification | <none> 💌</none> | | |
| Board-Level | Timing | <none></none> | • |
| | Symbol | <none></none> | • |
| | Signal Integrity | <none></none> | • |
| | Boundary Scan | <none></none> | • |
| | | | |
| | | | |

Select Next, then select Finish. You are done with the project level selections.



| Summary [page 5 of 5] | |
|----------------------------------------------------|------------------------------------|
| When you click Finish, the project will be created | with the following settings: |
| Project directory: | C:/altera/12.0sp1/quartus/qdesigns |
| Project name: | Active_Transfer_Example |
| Top-level design entity: | Active_Transfer_Example |
| Number of files added: | 7 |
| Number of user libraries added: | 0 |
| Device assignments: | |
| Family name: | MAX II |
| Device: | EPM570T100C5 |
| EDA tools: | |
| Design entry/synthesis: | <none> (<none>)</none></none> |
| Simulation: | <none> (<none>)</none></none> |
| Timing analysis: | 0 |
| Operating conditions: | |
| VCCINT voltage: | 3.3V |
| Junction temperature range: | 0-85 ℃ |
| | |
| | |
| | |
| | |
| | |
| | |
| | |

Next, we will select the pins and synthesize the project.

6.1.1 Selecting Pins and Synthesizing

With the project created, we need to assign pins to the project. The signals defined in the top level file (in this case: EPT_10M04_AF_S2_Top.v) will connect directly to pins on the FPGA. The Pin Planner Tool from Quartus Prime Lite will add the pins and check to verify that our pin selections do not violate any restrictions of the device. In the case of this example we will import pin assignments that created at an earlier time. Under Assignments, Select Import Assignments.



| Quartus II 64-Bit - C:/altera/12.1sp1/quartus/qdesigns/EPT_Transfer_Test/EPT_570_4 | P_U2_Top - EPT_570_AP_U2_Top |
|------------------------------------------------------------------------------------|----------------------------------------------|
| File Edit View Project Assignments Processing Tools Window Help | Search altera.com |
| Protect Navigator Ctrl+Shift+ | ✓ ॐ ॐ ♦ ◎ ► 参 10 10 12 22 4 9 18 18 19 19 |
| Entity TimeQuest Timing Analyzer Wizard | uartus ^e II Software v12 1: |
| Animarat Edita Chi Shife | nload Subscription Edition Free 30-Day Trial |
| ➢ EPT_570_AP_U2_Top 4 Pin Planner Ctrl+Shift+ | |
| Remove Assignments | |
| Back-Annotate Assignments | EE WHAT S NEW P DOWINLOAD NOW |
| Import Assignments | |
| Export Assignments | |
| Assignment Groups | |
| | |
| Design Partitions Window Alt+D | |
| Herarchy Hiles or besign onnis garages | |
| Tasks # # # × | |
| Flow: Compilation | |
| Task 🖉 | Version 12.1 |
| 🔺 🕨 Compile Design | |
| Analysis & Synthesis | |
| Assembler (Generate programmin | |
| TimeQuest Timing Analysis | 🦖 Buy Software |
| EDA Netlist Writer | View Quartus II |
| Program Device (Open Programmer) | |
| | Southernation |
| 🖌 🖪 🙆 🛕 🧹 🤝 🤜 | \checkmark |
| Type ID Message | |
| 500 | |
| Sustain A Processing / | • |
| Caystein (rivessing) | |

At the Import Assignment dialog box, Browse to the $Projects_HDL\EPT_10M04_AF_Blinky \\ EPT-10M04_AF-S2_Top folder of the EPT FPGA Development System DVD. Select the "EPT-10M04_AF-S2_Top.qsf" file.$

| 🚱 Import Assignments | × |
|-------------------------------------------------------------------------------------------------------------------------------|------------|
| Specify the source and categories of assignments to import. | |
| File name: echnology/EPT USB-CPLD Development System CD/Projects_HDL/EPT_Transfer_Test/Altera_EPM570_U2/EPT_570_AP_U2_Top.qsf | Categories |
| Copy existing assignments into EPT_570_AP_Transfer_Test.qsf.bak before importing | Advanced |
| OK Cancel | Help |
| | .H. |

Click Ok. Under Assignments, Select Pin Planner. Verify the pins have been imported correctly.



| 🚭 Quartus II 64-Bit - C:/altera | /12.1 | sp1/quartus/qdesigns/EPT_Transfer_Tes | t/EPT_570_AP_U | 2_Top - EPT_570_AP_U2_Top | 10.00 | | | • X |
|---------------------------------|----------------|---------------------------------------|----------------|-----------------------------------------------|-------------|------|----------------|----------|
| File Edit View Project | Ass | ignments Processing Tools Wind | ow Help 🐬 | | | Sea | rch altera.con | n 🚯 |
| 🗋 🚅 🗐 🥔 X 🖬 🛙 | 2 | Device | | 2 4 8 4 0 1 8 8 8 8 | 2 9 9 4 9 7 | | | |
| Project Navigator | 2 | Settings | Ctrl+Shift+E | | | | | |
| Entity | | TimeQuest Timing Analyzer Wizard | | luartus [®] II Software v12.1: | | | | |
| MAX II: EPM570T100C5 | 4 | Assignment Editor | Ctrl+Shift+A | vnload Subscription Edition Free 30-Day Trial | | | | |
| > P EP1_5/0_AP_02_lop | ම | Pin Planner | Ctrl+Shift+N | MEASURABLE ADVANTAGE" | | | | |
| | | Remove Assignments | | EE WHAT'S NEW DOWNLOAD NOW | | | | |
| | ₽ | Back-Annotate Assignments | | | | | | |
| | | Import Assignments | | | | | | |
| | | Export Assignments | | | | | | |
| | | Assignment oroups | | | \sum | | | |
| | 2 | LogicLock Regions Window | Alt+L | | <u></u> 7° | | | |
| A Hierarchy | | Design Partitions Window | Alt+D | | | | | |
| Tasks | | 9.6 X | | | | Т | | |
| Flow: Compilation | | Customize | U | JUANI | | L | | |
| Tesh | | | | - | Version ' | 12.1 | | |
| 1 dsk | | | | | | | | |
| Analysis & | Synti | nesis | | | | | | |
| Fitter (Place) | e & R | oute) | | | | | | |
| Assembler (| Gener | ate programmin | | | | 7 | Buy Softw | /are |
| FDA Netlict | : Limi Writ | ng Analysis er | | | | • | View Quart | us II |
| Program Device | e (Op | en Programmer) | | | | S. | Informati | on |
| • | | • | | | | • | Documenta | ation |
| X AI 🔕 🛆 🔺 |] 🥊 | < <search>></search> | | v | | | | |
| 4 Type ID Messa | ge | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| 8 | | | | | | | | |
| de ssi < | | | | | | | | |
| System / Processing / | | | | | | | | |
| Imports assignments from oth | ner so | urces | | | | | 9% | 00:00:03 |



The pin locations should not need to be changed for EPT FPGA Development System. However, if you need to change any pin location, just click on the "location" column for the particular node you wish to change. Then, select the new pin location from the drop down box.

| ile | Edit View Processi | ng Tools Window | Help 🐬 | | | Search altera.com | |
|------------|----------------------|-----------------|------------------|------------|--------------------|--------------------------|----|
| | | | - | | | m. | |
| Re | eport | ₽₽× | | | | | |
| | Report not available | | | | | • | |
| • | | | | | | 2 T4 | |
| _ | | | | 1 | Teel/ieu | | |
| 2 | | | | 1 - E | TOP VIEW | 2 12 | |
| | | | | 10 | Wire Bond | | |
| 30 | | | | :0 | | | |
| 5 | | | | : X | | Ř: | |
| 1 , | | | | Ā. | | Ä. | |
| | | | | 2 | | | |
| | asks | 4 0' X | | 1 | | XII | |
| - | Show I/O | Banks 4 | × | 1 | MAX II | | |
| • | Show VRE | F Groups | | = | EPM570T100C5 | | |
| | Show Edd | es | | 28 | Envision 10005 | 8. | |
| 1 | A Show DO | DOS Pins | | :8 | | | |
| | = in one by | e qui i ins | | * Õ | | | |
| 月 | ₩ X4 IVIC | de | r | | | | |
| - I | | • | | 6 | | | |
| _ × | Named: * | 🖏 Edit: 💢 🖌 | | | | Filter: Pins: all | |
| 2 8 | NodeName | Direction | Location | I/O Bank | I/O Standard | Reserved Current Strengt | th |
| e ' | UB LOWER[0] | Unknown | PIN 52 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | LB LOWER[1] | Unknown | PIN 53 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| a | LB_LOWER[2] | Unknown | PIN_54 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | LB_LOWER[3] | Unknown | PIN_55 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| • | LB_LOWER[4] | Unknown | PIN_56 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| 1 | LB_LOWER[5] | Unknown | PIN_57 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| in l | UB_LOWER[6] | Unknown | PIN_58 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| × | UB_LOWER[7] | Unknown | PIN_61 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | B_UPPER[0] | Unknown | PIN_97 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | CB_UPPER[1] | Unknown | PIN_96 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | LB_UPPER[2] | Unknown | PIN_95 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | | Unknown | PIN_92 DIN_01 | 2 | 2.2 VIV default) | 16mA (default) | |
| | | Unknown | DIN 90 | 2 | 2.2.VIV. default) | 16mA (default) | |
| | | Unknown | PIN 87 | 2 | 3.3-V IV. default) | 16mA (default) | |
| | LB UPPERI71 | Unknown | PIN 86 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | LEDI01 | Unknown | PIN 74 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | LED[1] | Unknown | PIN 75 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | LED[2] | Unknown | PIN_98 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | LED[3] | Unknown | PIN_99 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | SW_USER_1 | Unknown | PIN_15 | 1 | 3.3-V LVdefault) | 16mA (default) | |
| | SW_USER_2 | Unknown | PIN_100 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| | TRIGGER IN HIG | H[0] Unknown | PIN_66 | 2 | 3.3-V LVdefault) | 16mA (default) | |
| 2 | X | | | | | | |
| Il Pins | TRIGGER_IN_HIG | H[1] Unknown | PIN_73 | 2 | 3.3-V LVdefault) | 16mA (default) | |

Exit the Pin Planner. Next, we need to add the Synopsys Design Constraint file. This file contains timing constraints which forces the built in tool called TimeQuest Timing Analyzer to analyze the path of the synthesized HDL code with setup and hold times of the internal registers. It takes note of any path that may be too long to appropriately meet the timing qualifications. For more information on TimeQuest Timing Analyzer, see

| P | age |
|---|-----|
| 7 | 9 |



 $http://www.altera.com/literature/hb/qts/qts_qii53018.pdf?GSA_pos=1\&WT.oss_r=1\&WT.oss=TimeQuest Timing Analyzer$

Browse to the $Projects_HDL EPT_10M04_AF_Blinky \ EPT-10M04-AF-S2_Top folder of the EPT USB-FPGA Development System CD. Select the "EPT-10M04-AF-S2_Top.sdc" file.$

| inte - Dioben sume mui - oan | THEFT TO TO | | | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------|-------------|----------------|---------------|--------------------|-------------|------|--|
| Documentation | • | Name | | Date modified | Туре | Size | |
| Drivers | | 🔒 db | | 3/3/2013 1:26 AM | File folder | | |
| Projects, ActiveHost, 32Bit Projects, ActiveHost, 54Bit Projects, ActiveHost, 64Bit Projects, Holu Projects, Holu EPT, 570, AP, Data, Collector | | incremental_dl | 6 | 1/30/2013 8:42 PM | File folder | | |
| | | k output_files | | 1/30/2013 8:42 PM | File folder | | |
| | | EPT_570_AP_U | 2_Top.jdi | 1/29/2013 11:03 PM | JDI File | 1 KB | |
| | | EPT_570_AP_U | 2_Top.qpf | 1/29/2013 10:21 PM | QPF File | 2 KE | |
| | | EPT_570_AP_U | 2_Top.qsf | 1/29/2013 10:58 PM | QSF File | 6 KB | |
| EP1_transfer_test | - | EPT_570_AP_U | 2_Top.qsf.bak | 1/29/2013 10:27 PM | BAK File | 3 KB | |
| Altera_EPIND/0_NA | | EPT_570_AP_U | 2_Top.qws | 3/3/2013 1:26 AM | QWS File | 2 KB | |
| Altera_EPIN5/0_02 | -11 | EPT_570_AP_U | 2_Top.sdc | 1/29/2013 10:30 PM | SDC File | 4 KB | |
| A Guardur Broommer | | | | | | | |
| ESwerk | | | | | | | |
| ETDI | | | | | | | |
| Linear Tech | | | | | | | |
| NXP | | | | | | | |
| Talagaria | - | | | | | | |

Copy the file and browse to c: $alteraxxquartusqdesignsEPT_10M04_AF_Blinky directory.$ Paste the file.

| nize 🕶 📄 Open Burn New folder | | | | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|------------------------------|
| BFDTTransfer_Test fr_filter finc_r_comp_makefile vong_turinial vong_builder deal deal deal deal forchiter forchiter forchiter | E | Name db iii corput, files iii simulation EFT 570, AP, U2, Top,qpf EFT 570, AP, U2, Top,qpf EFT 570, AP, U2, Top,qpf EFT 570, AP, U2, Top,qpf | Date modified 3/13/2013 9:42 PM 3/13/2013 9:43 PM 3/13/2013 9:42 PM 3/13/2013 9:42 PM 3/13/2013 9:42 PM 3/13/2013 9:10 PM 3/13/2013 9:10 PM | Type File folder File folder File folder JDI File QFF File QSF File | Size 1 KB 2 KB 7 KB |
| CINTEMP Concurrents and Settings Concurrents and Settings Concurrents Concurr | | PT_570_AP_U2_Top.dc | 3/13/2013 3941 PM 1/29/2013 10:30 PM | SDC File | 7 кв 4 КВ |

Select the Start Compilation button.





If you forget to include a file or some other error you should expect to see a screen similar to this:



| 🖏 Quartus II 64-Bit - C:/altera/12.1sp1/quartus/qdesigns, | /EPT_Transfer_Test/EPT_570_AP_U2_Top - EPT_570_AP_U2 | Тор | | | |
|-----------------------------------------------------------|------------------------------------------------------|---------------------------|--------------------------------|-------------------|----------|
| File Edit View Project Assignments Processing | g Tools Window Help 🐬 | | | Search altera.com | |
| 🗋 🚅 🚽 🔉 🖧 🖄 👘 (*) (*) EPT_570_AP | U2_Top 🔹 🕅 🐏 🥜 🕲 | NO 0 88 8 | : 🍚 🧶 👗 💿 🖘 | | |
| Project Navigator 🕴 🗗 🗙 | Compilation Report - EPT_570_AP_U2_Top | × | | | |
| Entity | Table of Contents 4 8 | Flow Summary | | | |
| MAX II: EPM570T100C5 | Flow Summary | Flow Status | Flow Failed - Wed Mar 13 21:28 | :50 2013 | |
| ▲ ₱型 EPT_570_AP_U2_Top | Flow Settings | Quartus II 64-Bit Version | 12.1 Build 243 01/31/2013 SP 1 | SJ Web Edition | |
| 譜 active_transfer:ACTIVE_TRANSFER_INST | I Flow Non-Default Global Settings | Revision Name | EPT_570_AP_U2_Top | | |
| 融 active_transfer_library:ACTIVE_TRANSFER_L | Flow Elapsed Time | Top-level Entity Name | EPT_570_AP_U2_Top | | |
| effective_trigger:ACTIVE_TRIGGER_INST | In Flow OS Summary | Family | MAX II EDMS70T100C5 | | |
| sync_fifo:BLOCK_IN_FIFO | Flow Log | Timing Models | Final | | |
| 譜 active_block:BLOCK_TRANSFER_INST | Analysis & Synthesis | rinning models | T HIGH | | |
| eptWireOR:wireOR | | | | | |
| | | | | | |
| | | | | | |
| A Hierarchy 🖹 Files 🖋 Design Linits 🗐 🕮 | | | | | |
| Tada | | | | | |
| | in a lating was NOT an and 1 (2 mars 2 mars) | | | | |
| Flow: Compilation | ompliation was NOT successful (3 errors, 3 warnings) | | | | |
| Task | | | | | |
| 🗶 🎍 🕨 Compile Design | ок | | | | |
| 🗙 🕨 🕨 Analysis & Synthesis | J | | | | |
| Fitter (Place & Route) | | | | | |
| Assembler (Generate programmin | | | | | |
| TimeQuest Timing Analysis | | | | | |
| EDA Netlist Writer | | | | | |
| Program Device (Open Programmer) | | | | | |
| < III + | K III + | | | | |
| × AI (2) A A A < < <search>></search> | ~ | | | | |
| B Turne ID Massage | | | | | |
| 12128 Elaborating entity "entity | Areno. for bierarchy "entWireOD.wireOD | | | | |
| 12128 Elaborating entity "ept | ive trigger" for hierarchy "active trig | ger:ACTIVE TRIGGER | INST" | | |
| 12128 Elaborating entity "acting entity" | ve_transfer" for hierarchy "active_tra | nsfer:ACTIVE_TRANS | FER_INST" | | |
| 12128 Elaborating entity "acting entity" | ive_block" for hierarchy "active_block: | BLOCK_TRANSFER_INS | т" | | |
| 8 12006 Node instance "BLOCK_IN | FIFO" instantiates undefined entity "s | ync_fifo" | | | |
| 144001 Generated suppressed mes | ssages file C:/altera/12.1sp1/quartus/q | designs/EPT_Transf | er_Test/output_files/E | PT_570_AP_U2_ | Top.m |
| Quartus II on-Bit Analys | ton was unsuccessful 3 errors 3 warn | or, 3 warnings | | | E |
| S 255001 Quartus 11 full Compilat | sion was ansaccessian, 5 errors, 5 warn | 1190 | | | * |
| | m | | | | + |
| System (1) Processing (32) | | | | 1 | |
| | | | | 9% | 00:00:03 |

Click Ok, the select the "Error" tab to see the error.



| Quartus II 64-Bit - C:/altera/12.1sp1/quartus/qdesigns/ | EPT_Transfer_Test/EPT_S70_AP_U2_Top - EPT_570_AP_U2 | Тор | 1 m | | • <u>×</u> |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|-------------------|------------|
| File Edit View Project Assignments Processing | Tools Window Help 🕫 | | | Search altera.com | n |
| 🗋 💕 🔜 🥔 👗 🗟 🖄 🕫 (* EPT_570_AP_ | J2_Top 🔹 🕅 🔀 🔮 🥥 💿 | No | . 🕹 🔌 👗 🕘 🗢 | | |
| Project Navigator 🕴 🗗 🗙 | Complation Report - EPT_570_AP_U2_Top | × | | | |
| Entity | Table of Contents 4 8 | Flow Summary | | | |
| MAX B EPR570100C5 //# EPT570,APL/0_Top # etche_transfer_ACTIVE_TRANSFER_INST ## etche_transfer_ACTIVE_TRANSFER_INST # etche_transfer_ACTIVE_TRANSFE | Flow Summary Flow Settings Flow Settings Flow Loped Time Flow Lops Summary Flow Log Flow Log Analysis & Synthesis Flow Log Flow | Row Status Quartus Id-4-R Varsion Recision Name Top-level Entity Name Family Device Timing Models | Flow Failed - Weak Mar 13 21: 21 Enoid 34 001/37/2013 SP EPT 570 AP U2 Top EPT 570 AP U2 Top MAX II EPM570100C5 Final | 26 SO 2013 | |
| ۰ | ۲ | | | | |
| A Control Control | FIFO" instantiates undefined entity is 6 Synthesis was unsuccessful. 1 err ion was unsuccessful. 3 errors, 3 warn | ync_fifo" Of, 5 wafnings ings | | | |
| 8 | | | | | |
| 990eee | 771 | | | | |

Review the source and/or database to remedy the error.

Once the error has been fixed, re-run the Compile process. After successful completion, the screen should look like the following:





At this point the project has been successfully compiled, synthesized and a programming file has been produce. See the next section on how to program the FPGA.

7 Programming the MaxProLogic

Configuring the FPGA is quick and easy. All that is required is a standard USB-C cable and a compatible Blaster Programmer. Connect the MaxProLogic to the PC, open up Quartus Prime Lite, open the programmer tool, and click the Start button. To program the MAX10 Configuration Flash, connect the Blaster and ensure the JTAG Driver is loaded for Quartus Prime Lite.





If the project created in the previous sections is not open, open it. Click on the Programmer button.

| 🔇 Quartus II 64-Bit - C:/Jolly/Code_FPGA/EPT | 4CE6_AF_Transfer_Demo/EPT_4CE6_ | AF_Transfer_Demo/EPT_4CE | 6_AF_D1_Top/EPT_4CE6_AF_D1_To | op - EP – | |
|-----------------------------------------------|----------------------------------|------------------------------------|--------------------------------------------|------------------|----------|
| File Edit View Project Assignments Processing | Fools Window Help 💎 | | _ | Search altera.co | om 🚯 |
| 🗋 💕 🚽 🥔 👗 🗈 🛍 🤟 (*) 📔 EPT_4CE6_A | F_D1_Top 🔹 🐹 🖞 🏒 🏈 🤻 | 🖗 🧇 💿 🕨 🦻 🖄 🛈 🖡 | x x Q V I O P | | |
| Project Navigator 🛛 🕹 🛪 | home Home | Compilation Report - EPT | 4CE6_AF_D1_Top 🗵 | | |
| Entity | Table of Contents 🛛 🗜 🗗 | Flow Summary | | | |
| Cyclone IV E: EP4CE6E22C8 | E Flow Summary | Flow Status | Successful - Mon Oct 12 16:10:04 2015 | | |
| ▷ ₱ EPT_4CE6_AF_D1_Top ™ | To Flow Settings | Quartus II 64-Bit Version | 13.1.0 Build 162 10/23/2013 SJ Web Edition | 1 | |
| | Flow Non-Default Global Settings | Top-level Entity Name | EPT_4CE6_AF_D1_Top EPT_4CE6_AF_D1_Top | | |
| | Flow Elapsed Time | Family | Cyclone IV E | | |
| | Flow OS Summary | Device | EP4CE6E22C8 | | |
| | Flow Log | Timing Models | Final | | |
| | 👂 🧰 Analysis & Synthesis | Total logic elements | 632 / 6,272 (10 %) | | |
| | 👂 🧰 Fitter | Total combinational functions | 594 / 6,272 (9 %) 411 / 6 272 (7 %) | | |
| A Hierarchy Files P Design Units | Flow Messages | Total registers | 411/0,272 (7 %) | | |
| Tasks 🛛 🖓 🖉 🗙 | Flow Suppressed Messages | Total pins | 86 / 92 (93 %) | | |
| Flow: Compilation | Assembler | Total virtual pins | 0 | | |
| | TimeQuest Timing Analyzer | Total memory bits | 2,048 / 276,480 (< 1 %) | | |
| Task | | Embedded Multiplier 9-bit elements | 0/30(0%) | | |
| V A Compile Design | | Total PLLS | 5/2(5/0) | | |
| V 🕨 Analysis & Synthesis | | | | | |
| V Fitter (Place & Route) | | | | | |
| Assembler (Generate programming files) | | | | | |
| 2 | < | | | | |
| ★ All 3 ▲ ▲ ◆ < <search>></search> | ~ | | | | |
| 7 Type ID Message | | | | | ^ |
| 332102 Design is not fully con | strained for setup requirement: | 3 | | | |
| 332102 Design is not fully con | strained for hold requirements | | | | |
| Quartus II 64-Bit TimeQ | uest Timing Analyzer was succes | ssful. 0 errors, 10 war | nings | | |
| a 293000 Quartus II Full Compila | LION WAS SUCCESSIUL. U ETTOTS, | by warnings | | | ~ |
| ₽SSS < | | | | | > |
| System Processing (185) | | | | | |
| Opens a Programmer window | | | | 100% | 00:00:31 |

Page 85



The Programmer Window will open up with the programming file selected. Click on the Hardware Setup button in the upper left corner.

| it view proces: | sing Tools Window | Help 🧐 | | | | | | | | | Search al | tera.com |
|-----------------------|-------------------------|-----------------------|----------------|----------|-----------------------|--------|-----------------|---------|-----------------|--------|--------------|----------|
| dware Setup | o Hardware | | | | | Mode: | JTAG | | ▼ Pro | gress: | | |
| xe real-time ISP to a | llow background program | mming (for MAX II and | MAX V devices) | | | | | | | | | |
| ù Start | File | Device | Checksum | Usercode | Program/ Configure | Verify | Blank- Check | Examine | Security Bit | Erase | ISP CLAMP | |
| h Stop | | | | | | | | | | | | |
| uto Detect | | | | | | | | | | | | |
| Delete | | | | | | | | | | | | |
| Add File | | | | | | | | | | | | |
| ange File | | | | | | | | | | | | |
| Save File | | | | | | | | | | | | |
| d Device | | | | | | | | | | | | |
| [™] up | | | | | | | | | | | | |
| 0 Down | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |

The Hardware Setup Window will open. In the "Available hardware items", double click on "EPT-Blaster v1.6b".



| | | Hardware Se | etup | |
|----------------------------------------------|----------------------------------------|-------------------------------------|-----------------------------|------------------|
| Hardware Settings | JTAG Settings | | | |
| Select a programming nardware setup appli |) hardware setup es only to the cur | to use when prog rent programmer | ramming devices. window. | This programming |
| Currently selected ha | ardware: No Ha | ardware | | • |
| Available hardware | items | | | |
| Hardware | | Server | Port | Add Hardware |
| | | Loca | 10000-0 | Remove Hardware |
| | | | | Close |

If you successfully double clicked, the "Currently selected hardware:" dropdown box will show the "EPT-Blaster v1.6b".



| • | Hardware Se | etup | |
|-------------------------------------------------------------------------------------|---------------------------------------------------------------|-------------------|------------------|
| Hardware Settings JTAC Select a programming hardw hardware setup applies only | Settings are setup to use when prov to the current prog | gramming devices. | This programming |
| Currently selected hardware | :: EPT-Blaster v1.5b (64) | [MBUSB-0] | - |
| Available hardware items | | _ | |
| Hardware | Server | Port | Add Hardware |
| | | | Remove Hardware |
| | | | Close |

Click on the "Add File" button

| Edit View Pro | essing Tools Window | Help 🐬 | | | | | | | | Search altera.c | om |
|------------------------|----------------------------|-----------------------|----------------|----------|-----------------------|----------|-----------------------|--------------------|---------|-----------------|----|
| Hardware Setup | EPT-Blaster v1.5b (64) [M | BUSB-0] | | | | Mode: Ac | tive Serial Program | iming 👻 Pr | ogress: | | |
| Enable real-time ISP | o allow background program | nming (for MAX II and | MAX V devices) | | | | | | | | |
| ⊯ ³ ⊡ Start | File | Device | Checksum | Usercode | Program/ Configure | Verify | Blank- Exami Check | ne Security Bit | Erase | ISP CLAMP | |
| 🕮 Stop | | | | | | | | | | | |
| Auto Detect | | | | | | | | | | | |
| 💢 Delete | | | | | | | | | | | |
| Add File | | | | | | | | | | | |
| Change File | | | | | | | | | | | |
| Save File | | | | | | | | | | | |
| Add Device | | | | | | | | | | | |
| ¶ [™] ⊔ Up | | | | | | | | | | | |
| Ju Down | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |



| | Select Progra | amming File | × |
|-------------------|---------------------------------------|---------------------------|-----------------------------------------------|
| Look in: | C:\Jolly\Code_FPGA\EPT_4CE6_Ansfer_De | mo\EPT_4CE6_AF_D1_Top 🔻 🔇 | 0 0 🔋 🗄 🔳 |
| 鰔 My Compu | iter Name | Size Type | Date Modified |
| lanelso_000 | 🍌 db 🚺 incremental db | File…lder File…lder | 10/12/2015 4:10:10 PM 10/8/2015 9:20:51 AM |
| | Julio output_files | Filelder | 10/12/2015 4:10:10 PM |
| | | | |
| | | | |
| | | | |
| | < | | > |
| File name: | | | Open |
| Files of type: PC | DF Files (*.pof) | | ← Cancel |

At the Browse window, double click on the output files folder.



| | Select Programming | g File | × |
|-----------------------|--------------------------------------------|------------------------------|-------------|
| Look in: | \Jolly\Code_FPGA\EPT_4CE6_AFPT_4CE6_AF_D1_ | Top\output_files 🔻 🔾 🕥 🕢 | 1 |
| My Computer | Name | Size Type Date Modifie | d |
| lelso_000 | L EPI_4CE6_AF_D1_Top.pot | > 120 ND pot File 10/12/2015 | 4: 10:04 PM |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | < 🖉 | | > |
| File name: EPT_4 | CE6_AF_D1_Top.pof | | Open |
| Files of type: POF Fi | les (*.pof) | • | Cancel |

Double click on the "EPT_10M04_AF_Top.pof" file. Click the Open button in the lower right corner.





Next, selet the checkbox under the "Program/Configure" of the Programmer Tool.





Click on the Start button to to start programming the FPGA. The Progress bar will indicate the progress of programming.





When the programming is complete, the Progress bar will indicate success.





At this point, the MAXPROLOGIC is programmed and ready for use.

The eight LEDs on the front of the MAXPROLOGIC will blink one after the other.

