


1 EPT DSO System Description




OSCILLOSCOPE INTERFACE BOARD


The EPT DSO consists of a 4 analog inputs connected to PGA's and connected to an ADC through a four channel multiplexor. The sampling rate is controlled by the FPGA. The samples from the output of the ADC are collected in the FPGA. They are framed into a memory buffer and transmitted to the PC via a USB to Serial chip.








ADC SAMPLE STORAGE STATE MACHINE FOR THE OSCILLOSCOPE BOARD














VERILOG MODULES FOR THE OSCILLOSCOPE BOARD




HOST INTERFACE STATE MACHINE






CONTROL REGISTER STATE MACHINE




		CONTROL REGISTER READ CYCLE	
ACTIVE TRANSPER 3	CONTROL REGISTER NUMBER VALID TRANSFER_3_RECEIVED		
	TRANSFER_3_START		

ACTIVE TRANSFER 4	
	TRANSFER_4_START

LOCAL MEMORY STATE MACHINE



2 Verilog Simulation



Test Bench Code Writes Four PGA Channel Gain Values into four different Memory locations

The Task, WriteDSOMemory is used to command the HOST-245-MODEL to write these values through the Active Transfer Library Interface.

This emulates the code running on the Windows PC communicating with the EPT DSO


N	Msgs				
🔶 read_latch	x				
WriteDSOMemory			\mathbf{i}		
💶 🔶 address	16		10 (12) 14 (16		
💶 🔷 data_byte	68		31 (42) 54) 68		
🔶 write_latch	0				
WriteDSOControlReg					
	00			00	
	f1			(f1	
control_register_number_latch	0				
💠 control_register_contents_latch	0				
Host Active Trigger					
	01		-{01		
	88		88		
	80		-(80		
Host Active Transfer					
+	04		<u>) 02) </u>	<u>)</u> (04	
💶 🤣 transfer_byte	f1		<u>) 31) </u>) (f1	
+	94		(92)(92)(92)(92)	() (94	
+	80		80		
Host Active Block					
+	хх				
Block_address	хх				
Ale State S	10351900000 ps				
Cursor 19	10348768432 ps		320000000 ps		36000000 ps
Cursor 3	457955146 ps				
Cursor 4	4884281472 ps			134701276 ps	
Cursor 5	303253868 ps	303253	868 ps		
4	₹>	◀			F

Test Bench Code Writes to the Control Register. This selects four channels to scan and starts the ADC sampling


The Task, WriteDSOControlReg is used to command the HOST-245-MODEL to write this register through the Active Transfer Library Interface.

This emulates the code running on the Windows PC communicating with the EPT DSO

Wave - Default				
. •	Ms	sgs		
今 read_latch	x			
- WriteDSOMemory				
	16	14 (16		
🛶 data_byte	68	54 (68		
💠 write_latch	0			
— WriteDSOControlReg ————				
	00			
	f1		{f1	
💠 control_register_number_latch	0			
control_register_contents_latch	0			
— Host Active Trigger ————				
🛶 trigger_bit	01	01		
	88	88		
	80	80		
Host Active Transfer				
- transfer_address	04	02 (02	<u>) (04</u>	
	f1	54 (68	<u>) (f1</u>	
transfer_cmd_to_device	94	<u>) 92)) 92</u>	<u>) (94</u>	
	80	80		
- Host Active Block				
block_control_word	хх			
E	xx			
🕫 🕤 🛛 No	w 10351900000 p	DS 0000000 ps	34000000 ps	360000000 ps
Cursor 1	9 10348768432 p			
Cursor				
Cursor	4 4884281472 p	DS		
🖌 😑 Cursor	5 303253868 p	DS		
1	• •			ا



The SPI Communications function in the EPT-4CE6-TOP sends the select channel and gain to the PGA via SPI Bus.



ENCODE_LOW, The sample storage code in The CHECK_MAX_SAMPLES, the EPT-4CE6-TOP stores the mem_array_storage_index UPDATE CH SELECT and increments to allow the next value from ADC_DATA into starts over at ENCOED_HIGH. the local memory array. ADC sample to be stored in next cell in the memory array. 📕 Wave - Default 🚍 - **-** adc_convst_cmd
adc_convst_cmd_reg
adc_convst_cmd_count
adc_convst_delay_value
adc_channel_sto_read
adc_channel_select_state
adc_scan_channel_1
adc_scan_channel_3
adc_scan_channel_4
adc_channel_select
receive_endterm_select
encode_ligh_reg
encode_low_reg
select_channel Msgs ê1 🗸 Ν 0000 0500 000 ÷ ÷ 050 Ð 2 3 (2)3 <u>) 2) 3</u> ÷ 0 ÷ ٠

 • selected_channel

 • mem_array_storage_index

 • mem_array

 • 17]

 • 16]

 • 11]

 • 13]

 • 12]

 • 10]

 • 10]

 • 11]

 • 12]

 • 13]

 • 12]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 10]

 • 11]

 • 12]

 • 13]

 • 14]

 • 14]

 • 14]

 • 15]

 • 16]

 • 17]

 • 18]

 • 19]

 • 10]

 • 11]

 • 12]
< 0 Ĵf 0 le , c Ĭ8 X**0**002 000 10001 [5]
[4]
[3]
[2] [3]
[2]
[1]
[1]
EPT-4CE6-Top Data Block
start_block_out
block_byte_ready
block_hyte_ready
block_hyte_ready
block_busy fe ſf 00 08 ÷ 10351900000 ps 400000000 ps 4500 350000000 ps 10348768432 ps 457955146 ps 4884281472 ps Cursor 3 Cursor 4 -139734310 ps-457955146 ps Cursor 5 318220836 ps 318220836 ps


▶ ∢

- 4

The State Machine cycles through ENCODE HIGH,

F


The State Machine continues through its cycles until mem_array_storage_index reaches: 0x00ff or a count of 256 samples




Max_samples_reached_reg is asserted when mem_array_storage_index reaches 0x00ff. The State Machine goes into TRANSFER_TO_HOST state.


 \backslash

wave - Default		
•	Msgs	
	x	
🔶 encode_high_reg	0	
<pre> encode_low_reg</pre>	0	
	e	8 10 1f 1e
🛶 mem_array_storage_index	00fc	_00fe
🛶 mem_array	xx xx xx xx 82 82 83	<u>) xx 80 81 81 82 8) 80 80 81 81 82 82 83 83 84 84 85 85 86 86 87 87 88 88 89 8)</u>
max_samples_reached_reg	0	
- EPT-4CE6-Top Data Block		
💠 start_block_out	0	
💠 block_byte_ready	0	
block_in_rcv	0	
	08	08
💠 block_busy	0	
	00	
	00	
block_mem_array_count_max_reached	0	
- EPT-4CE6-Top PGA Control		
	x	
	x	
	x	
	x	
channel_selected_spi_transmit_start	0	
🛒 🏵 🛛 Now	10351900000 ps	1020000000 ps 1030000000 p
Cursor 19	10348768432 ps	
Cursor 3	10072276169 ps	
Cursor 4	10610776667 ps	
	10748578961 ps	



The code continues to increment mem_array_index and supply the next byte in the memory array to the Active_Block EndTerm until block_mem_array_count_max_reached asserts. At this point, all the bytes in the memory array have been transferred into the Active_Block EndTerm. The code in EPT-4CE6-Top returns to idle conditions. The State Machine cycles to HOST_TRANSFER_COMPLETE and back to ENCODE_HIGH. This starts the whole sample, store, and transfer cycle over.





The Active_Block EndTerm communicates with the Active_Transfer_Library to read in the bytes from the memory array then transfers them to the HOST_FT245_MODEL.

This transactions emulates the FPGA communications with the Windows PC.